

SSSSSSSSSSSSS	YYY	YYY	SSSSSSSSSSSSS	LLL	0000000000	AAAAAAA
SSSSSSSSSSSSS	YYY	YYY	SSSSSSSSSSSSS	LLL	0000000000	AAAAAAA
SSSSSSSSSSSSS	YYY	YYY	SSSSSSSSSSSSS	LLL	0000000000	AAAAAAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSSSSSSSSS	YYY	YYY	SSSSSSSSSS	LLL	000	000 AAA AAA
SSSSSSSSSS	YYY	YYY	SSSSSSSSSS	LLL	000	000 AAA AAA
SSSSSSSSSS	YYY	YYY	SSSSSSSSSS	LLL	000	000 AAA AAA
SSS	YYY	YYY	SSS	LLL	000	000 AAAA AAAAA
SSS	YYY	YYY	SSS	LLL	000	000 AAAA AAAAA
SSS	YYY	YYY	SSS	LLL	000	000 AAAA AAAAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSS	YYY	YYY	SSS	LLL	000	000 AAA AAA
SSSSSSSSSS	YYY	SSSSSSSSSS	LLLLLLLLLLLL	0000000000	AAA	AAA
SSSSSSSSSS	YYY	SSSSSSSSSS	LLLLLLLLLLLL	0000000000	AAA	AAA
SSSSSSSSSS	YYY	SSSSSSSSSS	LLLLLLLLLLLL	0000000000	AAA	AAA

MM MM CCCCCCCC HH HH EEEEEEEEEE CCCCCCCC KK KK 77777777 888888 000000
MM MM CCCCCCCC HH HH EEEEEEEEEE CCCCCCCC KK KK 77777777 888888 000000
MM MM CC HH HH EE KK KK 77 88 88 00 00
MM MM CC HH HH EE KK KK 77 88 88 00 00
MM MM CC HH HH EE KK KK 77 88 88 00 00
MM MM CC HH HHHHHHHHHHH EEEEEEEE KK KKKKKK 77 888888 00 00 00
MM MM CC HH HHHHHHHHHHH EEEEEEEE KK KKKKKK 77 888888 00 00 00
MM MM CC HH HH EE KK KK 77 88 88 0000 00
MM MM CC HH HH EE KK KK 77 88 88 0000 00
MM MM CC HH HH EE KK KK 77 88 88 00 00
MM MM CC HH HH EE KK KK 77 88 88 00 00
MM MM CC HH HH EE KK KK 77 88 88 00 00
MM MM CCCCCCCC HH HH EEEEEEEEEE CCCCCCCC KK KK 77 888888 000000
MM MM CCCCCCCC HH HH EEEEEEEEEE CCCCCCCC KK KK 77 888888 000000

LL IIIII SSSSSSSS
LL IIIII SSSSSSSS
LL SS SS
LLLLLLLLLL IIIII SSSSSSSS
LLLLLLLLLL IIIII SSSSSSSS

(1)	59	HISTORY : DETAILED
(2)	107	MEMORY_ROUTINES Macro
(3)	179	SYMBOL DEFINITIONS
(4)	224	MEMORY CONTROLLER AND ERROR DEFINITIONS
(5)	282	MEMORY ACTION ROUTINE ARRAYS
(6)	341	LOCAL DATA STORAGE
(7)	389	MACHINE CHECK ENTRY POINT
(8)	449	TRANSLATION BUFFER PARITY ERRORS
(9)	479	ERRORS DETECTED IN INSTRUCTION DECODE ROMS
(9)	480	CONTROL STORE PARITY ERRORS
(10)	539	CACHE PARITY ERROR
(11)	566	CP TIMEOUT / SBI ERROR CONFIRMATION
(12)	631	READ DATA SUBSTITUTE ERROR
(13)	730	INTERFACE FROM MACHINE CHECK HANDLER TO ERROR LOGGER
(15)	814	SBI ERROR INTERRUPTS
(17)	941	MEMORY TIMER SCAN
(18)	982	Memory Error Interrupts
(19)	1014	LOGMEM Master Routine
(20)	1096	LOCATE_MEM Dispatching Routine
(21)	1149	ENAB Action Routines
(22)	1200	LOGMEM Action Routines
(23)	1253	LOG_MS780C
(24)	1322	LOG_MS780E
(25)	1458	LOG_MA780
(26)	1618	TABLE OF RESUMABLE INSTRUCTIONS.

```
0000 1      .NLIST CND
0000 3      .TITLE MCHECK780 - MACHINE CHECK EXCEPTION HANDLER FOR 11/780
0000 7
0000 8      .IDENT 'V04-000'
0000 9
0000 10     ****
0000 11     *
0000 12     * COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 13     * DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 14     * ALL RIGHTS RESERVED.
0000 15     *
0000 16     * THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 17     * ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 18     * INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 19     * COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 20     * OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 21     * TRANSFERRED.
0000 22     *
0000 23     * THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 24     * AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 25     * CORPORATION.
0000 26     *
0000 27     * DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 28     * SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 29     *
0000 30     *
0000 31     ****
0000 32
0000 33     :++
0000 34     : FACILITY: EXECUTIVE. ERROR HANDLING
0000 35
0000 36     : ABSTRACT: IN A NUTSHELL, LOG IT AND TRY TO RECOVER.
0000 37
0000 38     : ENVIRONMENT: RUNS ON INTERRUPT STACK AT IPL 31 UNTIL ERROR TYPE IS KNOWN
0000 39     : AND (IF POSSIBLE) CORRECTED, THEN RUNS AT SYNCH LEVEL
0000 40     : TO DO THE ERROR LOGGING.
0000 41
0000 42     :--
0000 58     :--+
0000 59     .SBTTL HISTORY           ; DETAILED
0000 60
0000 61     : AUTHOR: RICHARD LARY , CREATION DATE: 6-NOV-77
0000 62
0000 63     : MODIFIED BY:
0000 64
0000 65     V03-013 WMC0002      Wayne Cardoza      25-Jul-1984
0000 66     Add H memory to the tables.
0000 67
0000 68     V03-012 WMC0001      Wayne Cardoza      14-Jun-1984
0000 69     Preserve cache state when handling machine check.
0000 70     Properly clear group 1 cache parity errors.
0000 71
0000 72     V03-011 NPK3049      N. Kronenberg    10-Apr-1984
0000 73     Tighten up check for BRRVR reference from unibus
0000 74     interrupt service routine in CPTIMOUT. Test for
0000 75     PC as well as VA.
0000 76
0000 77     V03-010 RLRSBICONF   Robert L. Rappaport 22-Mar-1984
```

0000	78 ;	Test MMGSGL_SBICONF array elements for valid system virtual address (high bit set) before using. Also correct error introduced by CONFREGL change.
0000	79 ;	
0000	80 ;	
0000	81 ;	
0000	82 ;	V03-009 KPL0100 Peter Lieberwirth 10-Feb-1984 Change to use CONFREGL.
0000	83 ;	
0000	84 ;	
0000	85 ;	V03-008 KDM0053 Kathleen D. Morse 11-Jul-1983 Replace cpu-specific IPR references with the new cpu-specific SPR780DEF symbols.
0000	86 ;	
0000	87 ;	
0000	88 ;	
0000	89 ;	V03-007 TCM0011 Trudy C. Matthews 24-Jan-1983 Correct bug in MA780 logging routine that checked for Multiple Interlock Accepted error bit in the wrong MA780 register.
0000	90 ;	
0000	91 ;	
0000	92 ;	
0000	93 ;	
0000	94 ;	V03-006 KDM0040 Kathleen D. Morse 13-Jan-1983 Change PRMSW to MPSWITCH and integrate into multi-processing code replacing [MP.SRC]MPPMCHECK.MAR. Fix bug that referenced devices attached to primary (via CONFREG array) from the secondary processor's machine-check code.
0000	95 ;	
0000	96 ;	
0000	97 ;	
0000	98 ;	
0000	99 ;	
0000	100 ;	V03-005 RNG0001 Rod N. Gamache 15-Oct-1982 Fixed code that enabled the MS780-E memory CRD (corrected read data) interrupts. Fixed code that re-enabled the MS780-C CRD interrupts.
0000	101 ;	
0000	102 ;	
0000	103 ;	
0000	104 ;	
0000	105 ;	

```
0000 107 .SBTTL MEMORY_ROUTINES Macro
0000 108 ++
0000 109 : Macro MEMORY_ROUTINES
0000 110 Build action routine vectors for different memory types.
0000 111
0000 112 Inputs:
0000 113     MEMTYPES      - A list of "NDTS" type codes for this controller.
0000 114     LOGERR_RTN   - Action routine that determines if an error was
0000 115           reported for this controller; if so, it logs it.
0000 116     LOGALL_RTN   - Action routine to unconditionally log this
0000 117           controller's registers.
0000 118     ENAB_RTN    - Action routine to enable CRD interrupts for this
0000 119           memory controller.
0000 120
0000 121 Outputs:
0000 122     Additions to LOGERR_ROUTINES, LOGALL_ROUTINES, and ENAB_ROUTINES arrays.
0000 123
0000 124 Note: Each invocation of this macro corresponds to one "general" memory type.
0000 125 Each element in MEMTYPES list corresponds to one "specific" type.
0000 126 --
0000 127     .MACRO MEMORY_ROUTINES      MEMTYPES,LOGERR_RTN,LOGALL_RTN,ENAB_RTN
0000 128     :SAVE
0000 129
0000 130 : Create arrays to map a set of specific type codes to one general memory type.
0000 131 Note: Psects MCHK$DATA0 and MCHK$DATA1 must be contiguous.
0000 132
0000 133     .IRP     MEMTYP,MEMTYPES      : Repeat for each memory type...
0000 134
0000 135     .IF      NDF,MPSWITCH      ***** ONLY PRIMARY PROCESSOR...
0000 136     .PSECT   MCHK$DATA0,LONG,WRT : Add specific-type entry to MEMTYP
0000 137     .IFF
0000 138     .PSECT   Y$MPDATA0,LONG,WRT : ***** ONLY SECONDARY PROCESSOR...
0000 139     .ENDC
0000 140     .BYTE    MEMTYP          : Add specific-type entry to MEMTYP
0000 141
0000 142     .IF      NDF,MPSWITCH      ***** PRIMARY and SECONDARY PROCESSORS
0000 143     .PSECT   MCHK$DATA1      : array.
0000 144     .IFF
0000 145     .PSECT   Y$MPDATA1      : ***** ONLY PRIMARY PROCESSOR...
0000 146     .ENDC
0000 147     .BYTE    GENERAL_MEMTYP : Add general-type entry to MEMTYP
0000 148
0000 149     MEMTYPcnt = MEMTYPcnt + 1
0000 150     .ENDR
0000 151     GENERAL_MEMTYP = GENERAL_MEMTYP + 1
0000 152
0000 153 : Now create action routine vectors.
0000 154
0000 155     .IF      NDF,MPSWITCH      ***** ONLY PRIMARY PROCESSOR...
0000 156     .PSECT   MCHK$DATA2,LONG,WRT : LOGERR ROUTINES array:
0000 157     .IFF
0000 158     .PSECT   Y$MPDATA2,LONG,WRT : ***** ONLY SECONDARY PROCESSOR...
0000 159     .ENDC
0000 160     .LONG   <LOGERR_RTN->  : LOGERR ROUTINES array:
0000 161
0000 162     .IF      NDF,MPSWITCH      ***** PRIMARY and SECONDARY PROCESSORS
0000 163     .PSECT   MCHK$DATA3,LONG,WRT : Add self-relative offset to routine.
0000 164
0000 165     .IF      NDF,MPSWITCH      ***** ONLY PRIMARY PROCESSOR...
0000 166     .PSECT   MCHK$DATA4,LONG,WRT : LOGALL_ROUTINES array:
```

0000 164 .IFF
0000 165 .PSECT Y\$MPDATA3, LONG, WRT ;***** ONLY SECONDARY PROCESSOR...
0000 166 .ENDC ;LOGALL_ROUTINES array:
0000 167 .LONG <LOGALL_RTN-> ;***** PRIMARY and SECONDARY PROCESSORS
0000 168 ; Add self-relative offset to routine.
0000 169 .IF NDF, MPSWITCH
0000 170 .PSECT MCHKSDATA4, LONG, WRT ;***** ONLY PRIMARY PROCESSOR...
0000 171 .ENDIF ;ENAB_ROUTINES array:
0000 172 .PSECT Y\$MPDATA4, LONG, WRT ;***** ONLY SECONDARY PROCESSOR...
0000 173 .ENDC ;ENAB_ROUTINES array:
0000 174 .LONG <ENAB_RTN-> ;***** PRIMARY and SECONDARY PROCESSORS
0000 175 ; Add self-relative offset to routine.
0000 176 .RESTORE
0000 177 .ENDM MEMORY_ROUTINES

	0000	179	.SBTTL	SYMBOL DEFINITIONS		
	0000	180				
0000000A	0000	182	CH_THRESHOLD	=	10.	:3 ERRORS IN 100 MS TO DISABLE CACHE
00010000	0000	183	CH_MISSG0	=	[^] X10000	:FORCE MISS GROUP 0" BIT
00008000	0000	184	CH_MISSG1	=	[^] X8000	:FORCE MISS GROUP 1" BIT
00004000	0000	185	CH_REPLACE0	=	[^] X4000	:FORCE REPLACE GROUP 0" BIT
00002000	0000	186	CH_REPLACE1	=	[^] X2000	:FORCE REPLACE GROUP 1" BIT
0000000D	0000	187	CH\$V_REPLACE1	=	13	
00000004	0000	188	CH\$S_CONTROL	=	4	:SIZE OF CACHE CONTROL FIELD
0021C000	0000	189	CH_REPAIR	=	[^] X21C000	:BITS TO SET IN SBIMT ON CACHE ERRORS
0021A000	0000	190	CH_REPAIR_1	=	[^] X21A000	:BITS CLEAR GROUP 1 CACHE ERRORS
00000003	0000	191	CH\$V_GOERRS	=	3	:START OF GROUP 0 ERRORS IN PARITY REG
00000007	0000	192	CH\$S_GOERRS	=	7	:LENGTH OF GROUP 0 ERROR BITS
00000001	0000	193	CHLOG_DISABLE0	=	1	:LOG BIT SAYING WE DISABLED GROUP 0
00000002	0000	194	CHLOG_DISABLE1	=	2	:LOG BIT SAYING WE DISABLED GROUP 1
	0000	195				
00000019	0000	196				
	0000	197	SBIF\$V_NEF	=	25	;NESTED ERROR FLAG IN SBI FAULT/STATUS
	0000	198				
00000040	0000	199	:THE FOLLOWING 5 DEFINITIONS ARE IN THE SBI ERROR REGISTER			
00000080	0000	200	SBIER\$M_IBTO	=	[^] X40	:IB TIMEOUT LATCH
00001000	0000	201	SBIER\$M_IBRDS	=	[^] X80	:IB RDS LATCH
00002000	0000	202	SBIER\$M_CPTO	=	[^] X1000	:CP TIMEOUT LATCH
00004000	0000	203	SBIER\$M_RDS	=	[^] X2000	:RDS LATCH
	0000	204	SBIER\$M_CRD	=	[^] X4000	:CRD LATCH
	0000	205				
	0000	206				
	0000	207	: MACHINE CHECK HARDWARE LOG OFFSETS			
	0000	208				
00000000	0000	209	MCL_COUNT	=	0	:BYTE LENGTH OF AREA (28 HEX)
00000004	0000	210	MCL_SUMMARY	=	4	:SUMMARY WORD - BYTE 0=CODE, BYTE 1=
	0000	211				:TIMEOUT PENDING FLAG
00000008	0000	212	MCL_CES	=	8	:CPU ERROR STATUS
0000000C	0000	213	MCL_UPC	=	12.	:MICRO-PC AT FAULT TIME
00000010	0000	214	MCL_VA	=	16.	:VIRTUAL ADDR AT FAULT TIME
00000014	0000	215	MCL_D	=	20.	:CPU D REGISTER AT FAULT TIME
00000018	0000	216	MCL_TBER0	=	24.	:TRANSLATION BUFFER STATUS REG 0
0000001C	0000	217	MCL_TBER1	=	28.	:TBUF STATUS REG 1
00000020	0000	218	MCL_TIMOADDR	=	32.	:PHYSICAL ADDRESS CAUSING SBI TIMEOUT
00000024	0000	219	MCL_PARITY	=	36.	:CACHE STATUS REGISTER
00000028	0000	220	MCL_SBIERR	=	40.	:SBI ERROR REGISTER
0000002C	0000	221	MCL_PC	=	44.	:PC OF INSTRUCTION WHICH CAUSED CHECK
00000030	0000	222	MCL_PSL	=	48.	:PSL OF MACHINE AT FAULT TIME

```

 0000 224 .SBTTL MEMORY CONTROLLER AND ERROR DEFINITIONS
 0000 225
 0000 226 ; Common error bit definitions.
 0000 227
 0000 228
 0000001C 0000 229 MRC$V_ELSRF = 28 ;ERROR LOG SERVICE REQUEST
 10000000 0000 230 MRC$M_ELSRF = ^X10000000 ;WRITE 1 TO CLEAR FLAG
 0000001D 0000 231 MRC$V_HERIMF = 29 ;HIGH ERROR RATE IN MEMORY
 20000000 0000 232 MRC$M_HERIMF = ^X20000000 ;WRITE 1 TO CLEAR FLAG
 0000001E 0000 233 MRC$V_INHBCRD = 30 ;1 DISABLES CRD INTERRUPT
 40000000 0000 234 MRC$M_INHBCRD = ^X40000000 ;0 CRD INTERRUPT ENABLE, 1 CRD DISABLE
 0000 235
 0000 236 ; MA780-specific error bit definitions (in Array Error Register).
 0000 237
 0000001F 0000 238 MRC$V_INVMAPPTY = 31 ;INVALID MAP PARITY ERROR
 80000000 0000 239 MRC$M_INVMAPPTY = ^X80000000 ;WRITE 1 TO CLEAR THE FLAG
 0000 240
 0000 241 ; MS780E-specific error bit definitions.
 0000 242
 00000014 0000 243 MRC$V_SUMMARY = 20 ;ERROR SUMMARY BIT
 00100000 0000 244 MRC$M_SUMMARY = ^X00100000 ;OR OF ALL ERROR BITS -- READ ONLY
 00000013 0000 245 MRC$V_CTL1PTY = 19 ;PARITY ERROR ON READ DATA FROM
 00080000 0000 246 MRC$M_CTL1PTY = ^X00080000 ;CONTROLLER 1 TO SBI INTERFACE.
 00000012 0000 247 MRC$V_CTL0PTY = 18 ;PARITY ERROR ON READ DATA FROM
 00040000 0000 248 MRC$M_CTL0PTY = ^X00040000 ;CONTROLLER 0 TO SBI INTERFACE.
 00000007 0000 249 ; FOLLOWING BITS ARE IN REGISTERS C & D
 00000080 0000 250 MRC$V_MSEQPTY = 7 ;MICROSEQUENCER PARITY ERROR
 00000008 0000 251 MRC$M_MSEQPTY = ^X00000080
 00000008 0000 252 MRC$V_IFPTY = 8 ;PARITY ERROR ON WRITE DATA FROM
 00000100 0000 253 MRC$M_IFPTY = ^X00000100 ;SBI INTERFACE TO CONTROLLER.
 00000009 0000 254 MRC$V_CRDERR = 9 ;CORRECTED READ DATA ERROR
 00000200 0000 255 MRC$M_CRDERR = ^X00000200 ;
 0000 256
 00000384 0000 257 REENABTIME = 60*15 ;REENABLE INTERRUPT ERROR LOGGING
 0000003C 0000 258 SOMETIME = 60 ;EVERY 15 MINUTES
 00000003 0000 260 ;SCAN FOR NON-INTERRUPT ERRORS
 00000003 0000 261 CRDINTMAX = 3 ;EVERY 60 SECONDS
 00000006 0000 262 ;MAXIMUM NUMBER OF INTERRUPTIONS A CONT
 00000006 0000 263 CRDWATCHMAX = 6 ;IS ALLOWED WITHIN REENABTIME
 00000006 0000 264 ;MAXIMUM NUMBER OF ERRORS TO BE LOGGED
 00000006 0000 265 ;WITHIN REENABTIME
 0000 266 ; INCLUDED SYMBOL DEFINITIONS
 0000 267
 0000 268 $ADPDEF ;DEFINE ADAPTER CONTROL BLOCK SYMBOLS
 0000 269 $EMBDEF <MC,SB,SE> ;DEFINE EMB OFFSETS
 0000 270 $IPLDEF ;PROCESSOR INTERRUPT LEVELS
 0000 271 $MCHKDEF ;DEFINE RECOVERY BLOCK MASK BITS
 0000 272 $NDTDEF ;DEFINE NEXUS DEVICE TYPES
 0000 273 $PCBDEF ;PROCESS CTL BLOCK
 0000 274 $PFNDEF ;PFN DATA BASE
 0000 275 $PRDEF ;DEFINE PROCESSOR REGISTER NUMBERS
 0000 276 $PR780DEF ;DEFINE 780-SPECIFIC PROCESSOR REGISTERS
 0000 277 $PSLDEF ;DEFINE PSL
 0000 278 $PTEDEF ;PTE SYMBOLS
 0000 279 $SSDEF ;DEFINE SYSTEM STATUS VALUES
 0000 280 $VADEF ;DEF IN PFN PITS

```

```
0000 282 .SBTTL MEMORY ACTION ROUTINE ARRAYS
0000 283
0000 285 .PSECT MCHK$DATA0, LONG, WRT
0000 289 MEMTYP: ; Define base of array of memory type
0000 290 ; codes.
0000 292 .PSECT MCHK$DATA2, LONG, WRT
0000 296 LOGERR_ROUTINES: ; Define base of array of routines to
0000 297 ; log memories with errors.
0000 299 .PSECT MCHK$DATA3, LONG, WRT
0000 303 LOGALL_ROUTINES: ; Define base of array of routines to
0000 304 ; unconditionally log memories.
0000 306 .PSECT MCHK$DATA4, LONG, WRT
0000 310 ENAB_ROUTINES: ; Define base of array of routines to
0000 311 ; enable CRD interrupts in memories.
0000 312 :
0000 313 ; The following macro invocations add elements to the above arrays for each
0000 314 ; memory type.
0000 315 :
0000 316
0000 317 MEMTYPcnt = 0
0000 318 GENERAL_MEMTYP = 0
0000 319
0000 320 MEMORY_ROUTINES - ; MS780C memory controller.
0000 321 MEMTYPES=<NDTS_MEM4NI,NDTS_MEM4I,NDTS_MEM16NI,NDTS_MEM16I>, -
0000 322 LOGERR_RTN = LOG_MS780C, -
0000 323 LOGALL_RTN = LOGC, -
0000 324 ENAB_RTN = ENAB_MS780C
0000 325
0000 326 MEMORY_ROUTINES - ; MA780 memory controller.
0000 327 MEMTYPES=<NDTS_MPM0,NDTS_MPM1,NDTS_MPM2,NDTS_MPM3>, -
0000 328 LOGERR_RTN = LOG_MA780, =
0000 329 LOGALL_RTN = LOGMA, -
0000 330 ENAB_RTN = ENAB_MA780
0000 331
0000 332 MEMORY_ROUTINES - ; MS780E memory controller.
0000 333 MEMTYPES=<NDTS_MEM64NIL,NDTS_MEM64EIL,NDTS_MEM64NIU, -
0000 334 NDTS_MEM64EIU,NDTS_MEM64I, -
0000 335 NDTS_MEM256NIL,NDTS_MEM256EIL,NDTS_MEM256NIU, -
0000 336 NDTS_MEM256EIU,NDTS_MEM256I>, -
0000 337 LOGERR_RTN = LOG_MS780E, -
0000 338 LOGALL_RTN = LOGE, -
0000 339 ENAB_RTN = ENAB_MS780E
```

```

0000 341 .SBTTL LOCAL DATA STORAGE
0000 342
0000 343
0000 344 : Macro that will define a global name of the form MPSS if
0000 345 : MPSWITCH is defined, else EXES. It will also define a local name
0000 346 : to be used within this module.
0000 347
0000 348 .MACRO GBLDEF NAME
0000 349   IF DF,MPSWITCH ; For secondary processor only code...
0000 350 MPSS'NAME';;
0000 351   IFF ; For MCHECK780...
0000 352 EXES'NAME';;
0000 353   .ENDC
0000 354 'NAME': ; For local use...
0000 355   .ENDM GBLDEF
0000 356
00000000 358 .PSECT MCHK$DATA,QUAD,WRT
0000 362 : The following symbol is defined for a transfer vector in SYSLOAVEC
0000 363 : This location is NEVER JUMPED TO. It is defined so these counters
0000 364 : can be located using a global symbol in the system map.
0000 365
0000 366 GBLDEF MCHK_ERRCNT ;GLOBAL SYMBOL FOR SYSLOAVEC POINTER
0000 367 GBLDEF GL_CSBITA ;USED TO HOLD COMPLEMENT OF SBITA
00000000 368 GBLDEF GL_CH1OLD .LONG 0 ;TIME OF LAST CACHE ERROR
00000000 369 GBLDEF GL_CH2OLD .LONG 0 ;TIME OF NEXT-TO-LAST CACHE ERROR
00000000 370 GBLDEF GL_CPTIMOUT .LONG 0 ;TIME OF LAST CP TIMEOUT/SBI ERROR
00000000 371 GBLDEF GL_CPTIMOUT .LONG 0 ;ERROR COUNTERS FOR 16 ADAPTERS
00000000 372 GBLDEF AB_MEMERR .LONG 0 ;REENABLE TIMER
00000000 373 GBLDEF AB_MEMERR .LONG 0 ;SCAN MEMORY CONTROLLER TIMER
00000000 374 GBLDEF AB_MEMERR .LONG 0 ;COUNT OF CORRECTED MEMORY ERRORS
00000000 375 GBLDEF AB_MEMERR .LONG 0 ;CURRENT STATE OF CACHE
00000020 376 GBLDEF GL_REENAB .WORD 0 ;TIME SINCE LAST BAD MCHK CODE
00000000 377 GBLDEF GL_REENAB .WORD 0
00000000 378 GBLDEF GL_WATCH .WORD 0
00000000 379 GBLDEF GL_WATCH .WORD 0
00000000 380 GBLDEF GL_CRDCNT .WORD 0
00000000 381 GBLDEF GL_CRDCNT .WORD 0
00000000 382 GBLDEF GL_CHSTATE .LONG 0
00200000 383 GBLDEF GL_CHSTATE .LONG 0
00200000 384 GBLDEF GL_BADTIMOUT .LONG ^X200000
00000000 385 GBLDEF GL_BADTIMOUT .LONG 0
00000000 386 GBLDEF GL_BADTIMOUT .LONG 0
00000000 387 GBLDEF GL_BADTIMOUT .LONG 0

```

			0030	389	.SBTTL MACHINE CHECK ENTRY POINT
			00000000	391	.PSECT MCHK\$CODE, LONG, WRT
			0000	395	
			0000	396	: MACHINE CHECK ENTRY POINT - SCB VECTOR POINTS HERE.
			0000	397	IPL "X1F = 31
			0000	398	
			0000	399	.ALIGN LONG
			400	401	GBLDEF MCHK
			401	402	
			402	403	PUSHL #MCHK\$M_LOG
			403	404	PUSHAL MCL PC+4(SP)
			404	405	PUSHR #^MZR0,R1,R2,R3,R4,R5,AP>
			405	406	ADDL3 #<9*4>,SP,AP
			406	407	
			407	408	
			408	409	MFPR #PR780\$ SBIMT, R0
			409	410	ASHL #-CHSV REPLG1, R0, R0
			410	411	INSV RO, #CHSV REPLG1 -
			411	412	#CHSS CONTROL, W&GL_CHSTATE
			412	413	MTPR #CH_REPAIR, #PR780\$_SBIMT
			413	414	
			414	415	BICB3 #^XF0,MCL_SUMMARY(AP), -(SP) :GET LOW 4 BITS OF TYPE CODE
			415	416	CASE (SP)+,<- :BREAKOUT TYPE CODE
			416	417	CPTIMEOUT,- :CPU TIMEOUT/SBI ERROR CONFIRMATION
			417	418	CSPARITY,- :CONTROL STORE PARITY ERROR
			418	419	TBUFPARITY,- :TRANSLATION BUFFER PARITY ERROR
			419	420	CACHEPARITY,- :CACHE PARITY ERROR
			420	421	BADTYPE,- :THIS CODE DOESN'T EXIST
			421	422	READSUBST,- :READ DATA SUBSTITUTE (MEM READ ERROR)
			422	423	IBROMCHECK,- :"'CAN'T GET HERE'" ERROR FROM INST ROMS
			423	424	BADTYPE,-
			424	425	BADTYPE,-
			425	426	TBUFPARITY,- ;IB-DETECTED TBUF ERROR
			426	427	BADTYPE,-
			427	428	READSUBST,- ;IB-DETECTED MEMORY ERROR
			428	429	CPTIMEOUT,- ;IB-DETECTED TIMEOUT OR SBI ERROR CONF
			429	430	BADTYPE,-
			430	431	CACHEPARITY>, TYPE=B ;IB-DETECTED CACHE PROBLEM
			431	432	
			432	433	BADTYPE:
			433	434	MTPR W^GL_CHSTATE, #PR780\$_SBIMT :RE-ENABLE THE CACHE
			434	435	BISL #MCHK\$M_MCK, -4(AP) :MASK FOR PRTTEST
			435	436	PUSHL W^GL_BADTIMEOUT :TIME OF LAST BAD TYPE FAULT
			436	437	MFPR #PR780\$_TODR, W^GL_BADTIMEOUT :TIME OF CURRENT FAULT
			437	438	CMPL (SP)+, W^GL_BADTIMEOUT :COMING TO FAST?
			438	439	BNEQ DAMPUFATE :YES, ABORT
			439	440	100\$: POPR #^MZR0,R1,R2,R3,R4,R5,AP>
			440	441	JSB G^EXESMCHK BUGCHK
			441	442	BUG_CHECK BADMCKCDB,FATAL ;RECOVERY BLOCK ENABLED?
			442	443	
			443	444	
			444		

		0074	449	.SBTTL TRANSLATION BUFFER PARITY ERRORS	
		0074	450		
		0074	451	TBUFPARITY:	
33	0028'CF	DA	0074	452	MTPR W^GL CHSTATE,#PR780\$_SBIMT :RE-ENABLE CACHE
39	00	DA	0079	453	MTPR #0,#PRS_TBIA :CLEAR ENTIRE TBUF
FC	AC	02	C8	454	BISL #MCHKSM_MCK,-4(AP) :SET MACHINE CHECK CODE FOR PRTCTEST
			0080	455	
			0080	456	
			0080	457	TRYRESUME:
04	AC	01F0 8F	B3	458	BITW #^X1F0,MCL_SUMMARY(AP) ;IS ERROR ABORT OR TIMEOUT PENDING
			0080	459	DAMPUTATE:
04	AC	2F	12	460	BNEQ APUTATE :BRANCH IF YES, NO HOPE OF RESUMING
		08	93	461	BITB #8_MCL_SUMMARY(AP) :SEE IF ERROR WAS IB ERROR
		0A	12	462	BNEQ 10\$ 10\$:IF SO, WE CAN "DEFINITELY" RESUME
7E	7C	BC	9A	463	MOVZBL @MCL_PC(AP),-(SP) :GET OPCODE FOR RESTARTABILITY CHECK
1F	070D'CF	BE	E1	464	BBC (SP)+,W^RESUMABLE_AMPUTATE :BRANCH IF INST NOT RESUMABLE_ABORT
			0092	465	10\$: :THERE IS A LOW PROBABILITY CASE HERE THAT MAY ALLOW THIS CODE TO
			0098	466	:CONTINUE WHEN WE CAN'T - IF A LOCATION IS READ FROM THE IO PAGE AND
			0098	467	:HAS A SIDE AFFECT WHICH MODIFIES THAT LOCATION, THE INSTRUCTION IS
			0098	468	:NOT RETRYABLE, A SOFTWARE SOLUTION IS TO IMPLEMENT A FLAG SET BY ANY
			0098	469	:POTENTIAL REFERENCE TO THE IO PAGE THAT MAY CAUSE A SIDE AFFECT.
			0098	470	:BBS #IOSAFLAG,FLAG,AMPUTATE :BRANCH IF INST MAY OF HAD SIDE AFFECT
			0098	471	RESUME:
53	02	B0	0098	472	MOVW #EMBSK_MC,R3 :SET TYPE OF LOG ENTRY
	022E	30	0098	473	BSBW LOGGER :WE'RE GOING TO MAKE IT - LOG ERROR
103F	8F	BA	009E	474	POPR #^M<R0,R1,R2,R3,R4,R5,AP> :RESTORE REGISTERS
SE	08	CO	00A2	475	ADDL #8,SP :REMOVE PRTCTEST STUFF FROM STACK
SE	8E	CO	00A5	476	ADDL (SP)+,SP :POP HARDWARE LOG FROM STACK
		02	00A8	477	REI :AND TRY AGAIN

			00A9	479	.SBTTL	ERRORS DETECTED IN INSTRUCTION DECODE ROMS
			00A9	480	.SBTTL	CONTROL STORE PARITY ERRORS
			00A9	481		
			00A9	482	IBROMCHECK:	
			00A9	483	CSPARITY:	
33	0028'CF	DA	00A9	484	MTPR	#^GL_CHSTATE,#PR780\$ SBIMT :CACHE PROBABLY OK - ENABLE IT
06	AC 2C BC	90	00AF	485	MOVB	#MCL_PC(AP),MCL_SUMMARY+2(AP) :SAVE OPCODE IN LOG
FC	AC 02	C8	00B3	486	BISL	#MCHRSM_MCK,-4(AP) :SET MASK CODE FOR PRTCTEST
			00B7	487	AMPUTATE:	
53	02	B0	00B7	488	MOVW	#EMBSK_MC,R3 :SET TYPE OF LOG ENTRY
OE	30 AC	30	00BA	489	BSBW	LOGGER :LOG THE ERROR
30	19	E0	00BD	490	BBS	#PSL\$V_CURMOD+1,MCL_PSL(AP) REFLECTCHK :BRANCH IF
			00C2	491		;FAILURE IN USER OR SUPERVISOR MODE
			00C2	492		
103F	8F	BA	00C2	493	POPR	#^M<R0,R1,R2,R3,R4,R5,AP> :RESTORE REGS
00000000'GF		16	00C6	495	JSB	G^EXESMCHK BUGCHK :RECOVERY BLOCK IN EFFECT?
			00CC	496	BUG_CHECK	MACHINECHK,FATAL :MACHINE CHECK IN KERNEL OR EXEC MODE
			00D0	500		
			00D0	510	REFLECTCHK:	
70	50 00	DB	00D0	511	MFPR	#PRS_KSP,R0 :GET THE KERNEL MODE STACK POINTER
	2C AC	7D	00D3	512	MOVQ	MCL_PC(AP),-(R0) :INTERRUPT PC,PSL TO KERNEL STACK
			00D7	513		:IT IS NOT NECESSARY TO PROBE KERNEL
			00D7	514		:STACK FOR VALIDITY, THE FAILURE WILL
			00D7	515		:BE A KERNEL STACK NOT VALID BUGCHECK
			00D7	516		:FROM WITHIN MACHINE CHECK
00	50	DA	00D7	517	MTPR	R0,#PRS_KSP :REPLACE THE NEW KERNEL STACK POINTER
103F	8F	BA	00DA	518	POPR	#^M<R0,R1,R2,R3,R4,R5,AP> :RESTORE REGISTERS
SE	08	CO	00DE	519	ADDL	#8,SP :CLEAR PRTCTST STUFF
SE	8E	CO	00E1	520	ADDL	(SP)+ SP :POP HARDWARE LOG FROM STACK
04 AE	6E 00000000'GF	9E	00E4	521	MOVAB	G^EXESMCHECK,(SP) :SET UP A PC AND PSL FOR EXCEPTION
04 AE	04 AE	02	18	EF	00FB	EXTZV #PSL\$V_CURMOD,#PSLSS_CURMOD,4(SP),4(SP) :GET MODE WE WERE EXECUTING IN
					00F2	:CREATE A PSL OF CURRENT TO BE
					00F8	:KERNEL WITH CORRECT PREVIOUS MODE
					00F8	:AS FROM A FAULT, 0'S IN REST OF PSL
			02	528	REI	:GET TO EXCEPTION HANDLER

		00F9	539	.SBttl CACHE PARITY ERROR	
		00F9	540		
		00F9	541	CACHEPARITY:	
		00F9	542		
		FC AC 02	C8 00F9	BISL	#MCHKSM_MCK,-4(AP) ;ENTER WITH CACHE DISABLED REPLACING
		10 BC 95	95 00FD	TSTB	AMCL VATAP) ;GROUP 0
33	0021A000	8F	DA 0100	MTPR	#CH REPAIR 1,#PR780S_SBIMT ;SET MACHINE CHECK TYPE FOR PRTTEST
		10 BC 95	0107	TSTB	AMCL VATAP) ;FORCE DATA INTO GROUP 0 OF BAD CACHE
		7E 6E 0008'CF	DB C3 010A	MFPR	#CH REPAIR 1,#PR780S_SBIMT ;NOW FORCE GROUP 1 REPLACEMENT AND
		0A 8E	D1 0113	SUBL3	AMCC_VA(AP) ;FORCE GROUP 1 OF BAD LINE TO GOOD DATA
		2E	1A 0116	(SP)‡,#CH_THRESHOLD	#PR780S_TODR,-(SP) ;GET TIME-OF-YEAR IN 10MS TICKS
0000007F	8F	24 AC 07	ED 0118	BGTRU	W^GL CH2OLD,(SP),-(SP) ;GET TIME SPAN OF LAST 2 ERRORS-NOW
		03	0122	CMPZV	(SP)‡,#CH_THRESHOLD ;ARE THE ERRORS WIDELY SPACED
		11	12 0122		208 ;BRANCH IF YES TO FORGIVE THE CACHE
	0029'CF	C0 8F	88 0124	BNEQ	#CHSV_GOERRS,#CHSS_GOERRS ;MCL PARITY(AP),#B1111111 ;IS GROUP 0 ALL GOOD?
	0029'CF	20	8A 012A	BISB	108 ;BRANCH IF GROUP 0 WAS BAD
	07 AC	02	90 012F	BICB	#CH_REPLG10-8,W^GL_CHSTATE+1 ;DISABLE GROUP 1
	0029'CF	0120 8F	A8 0135	MOVW	#CH_REPLG10-8,W^GL_CHSTATE+1 ;CANNOT FORCE REPLACE IN BOTH
	0029'CF	40 8F	8A 013C	BRB	#CH[OG_DISAB1,MCL_SUMMARY+3(AP) ;LOG THAT WE DID IT
	07 AC	01	90 0142	BISW	208
	0008'CF	0004'CF	D0 0146	10\$: BICB	#CH_MISSGO!CH_REPLG10-8,W^GL_CHSTATE+1 ;DISABLE GROUP 0
	0004'CF	8E	D0 014D	MOVW	#CH_REPLG10-8,W^GL_CHSTATE+1 ;DON'T FORCE REPLACE IN BOTH!
33	0028'CF	DA FF26	0152 31 0157	MOVL	#CH[OG_DISAB0,MCL_SUMMARY+3(AP) ;LOG THAT WE DID IT
		563	564	MTPR	W^GL CH1OLD,W^GL CH2OLD ;MAINTAIN THE TIMING HISTORY
			BRESUM: BRW	(SP)‡,W^GL CH1OLD ;UNTO THE THIRD GENERATION	
				TRYRESUME	W^GL CHSTATE,#PR780S_SBIMT ;RE-ENABLE THE CACHE - FINALLY!
					;SEE IF WE CAN CONTINUE FROM THE ERROR

			015A	566	.SBTTL CP TIMEOUT / SBI ERROR CONFIRMATION		
			015A	567			
			015A	568	CPTIMEOUT:		
33	0028'CF	DA	015A	569	MTPR	W^GL CHSTATE,#PR780\$ SBIMT :ENABLE THE CACHE	
FC AC 06	C8		015F	570	BISL	#MCHRSM_MCK!MCHKSM_NEXM,-4(AP) ;SET TYPE FOR PRTCTEST	
			0163	571			
			0163	573		: Add check for read of BRRVR register in UBA. If this machine check	
			0163	574		: is the result of a BRRVR read, then just REI. Someone will either loose	
			0163	575		: a character from a terminal, or a device timeout will result. This is	
			0163	576		: better than a system crash.	
			0163	577			
50	00000000'GF	DO	0163	578	MOVL	G^IOCSGL_ADPLIST,RO :POINT TO ADP LIST	
0000'8F	OE A0	29	016A	579	BEQL	25\$:DONE IF NOTHING LEFT ON LIST	
		13	016C	580	CMPW	ADPSW_ADPTYPE(RO),#ATS_UBA ;IS THIS ADP FOR A UBA?	
		12	0172	581	BNEQ	20\$;NO, LOOK AT REST OF LIST	
52	44 A041	51	00	582	MOVL	#3,R1 :LOOK AT VA'S OF ALL 4 BRRVR REGISTERS	
	09	03	0174	583	ADDL3	#9,ADPSL_UBASCB(RO)[R1],R2 :CALCULATE ADDRESS OF BRRVR FROM	
		C1	0177	584		:THE SCB VECTOR ADDRESS SAVED IN THE ADP	
			017D	585		: **** NOTE **** THE PREVIOUS INSTRUCTION ASSUMES THE CURRENTLY USED CODING	
			017D	586		: SEQUENCE FOR DISPATCHING UBA INTERRUPTS IN THE MODULE INIADP.MAR. ANY	
			017D	587		: CHANGES TO THAT CODE MAY AFFECT THIS ROUTINE. THE ASSUMPTIONS ARE THAT THE	
			017D	588		: VIRTUAL ADDRESS OF THE UBA BRRVR REGISTER IS AT AN OFFSET OF 10. BYTES PAST	
			017D	589		: THE INTERRUPT VECTOR ADDRESS (9 IS ADDED TO THE SCB VECTOR VALUE BECAUSE	
			017D	590		: THE VECTOR HAS BIT 0 SET TO INDICATE HANDLING THE INTERRUPT ON THE INTERRUPT	
			017D	591		: STACK), THAT THE PC OF THE INSTRUCTION ACCESSING BRRVR IS 3 BYTES PAST THE	
			017D	592		: INTERRUPT VECTOR ENTRY, AND THAT R4 AND R5 HAVE BEEN PUSHED ONTO THE STACK.	
			017D	593			
10	AC 62	D1	017D	594	CMPL	(R2),MCL_VA(AP) :SAME VA AS IN MACHINE CHECK STACK?	
	09	12	0181	595	BNEQ	15\$:BRANCH IF NOT BRRVR REFERENCE	
52	06	C2	0183	596	SUBL	#<9-3>,R2 :ELSE BACK UP TO PC OF INSTRUCTION	
			0186	597	CMPL	R2,MCL_PC(AP) :IN UB INTERRUPT SERVICE THAT READS BRRVR	
2C	AC 52	D1	0186	598	BNEQ	30\$:DOES IT MATCH PC IN MCHECK STACK?	
	1C	13	018A	599	BEQL	30\$:BRANCH IF SO, DEFINITELY CAME FROM	
			018C	600		: UB INTERRUPT SERVICE.	
50	E8 51	F4	018C	601	SOBGEQ	R1,10\$:LOOP THROUGH ALL 4	
	04 A0	DO	018F	602	MOVL	ADPSL_LINK(RO),RO :FOLLOW ADP LIST TO END	
	D5	11	0193	603	BRB	58	
			0195	604	25\$:		
			0195	605			
	000C'CF	DD	0195	607	PUSHL	W^GL_CPTIMOUT :WE ONLY KEEP TRACK OF ONE TIMEOUT	
000C'CF	1B	D8	0199	608	MFPR	#PR780\$ TODR,W^GL_CPTIMOUT :UPDATE THAT HISTORY	
000C'CF	8E	D1	019E	609	CMPL	(SP)+,W^GL_CPTIMOUT :ARE TIMEOUTS LESS THAN 10 MS APART?	
	B2	12	01A3	610	BNEQ	BRESUM :BRANCH IF NOT TO TRY AND CONTINUE	
FF0F		31	01A5	611	BRW	AMPUTATE :OTHERWISE SOMETHING IS VERY WRONG	
			01A8	612			
			01A8	614		: This machine check was a CPU timeout caused by a read of the BRRVR register	
			01A8	615		: in the UBA. Log the error as a machine check, clean up the stack and REI.	
			01A8	616		: This ignores the interrupt.	
			01A8	617			
			01A8	618		: ***** WHAT IS THE "REAL" STATE OF THE UBA AT THIS POINT? *****	
			01A8	619			
53	02	80	01A8	620	30\$:	MOVW #EMBSK_MC,R3 :LOG THE ERROR AS A MACHINE CHECK	
	011E	30	01AB	621	BSBW	LOGGER	
103F	8F	BA	01AE	622	POPR	#^M<R0,R1,R2,R3,R4,R5,AP> :RESTORE SAVED REGISTERS	
SE	08	CO	01B2	623	ADDL	#8,SP :CLEAR PRTCTEST STUFF FROM STACK	
SE	8E	CO	01B5	624	ADDL	(SP)+,SP :CLEAR MACHINE CHECK FRAME FROM STACK	
SE	08	CO	01B8	625	ADDL	#8,SP :CLEAR MACHINE CHECK PC,PSL FROM STACK	

MCHECK780
V04-000

I 10
- MACHINE CHECK EXCEPTION HANDLER FOR 11 16-SEP-1984 00:43:58 VAX/VMS Macro V04-00
CP TIMEOUT / SBI ERROR CONFIRMATION 5-SEP-1984 04:10:29 [SYSLOA.SRC]MCHECK780.MAR;1 Page 14
(11)

54 8E 7D 01BB 626
02 01BE 627
01BF 628

MOVQ (SP)+,R4
REI

;R4 AND R5 SAVED BY UBA INT DESPATCHER
;REI ON THE UBA INTERRUPT PC,PSL

			01BF	631	.SBTTL	READ DATA SUBSTITUTE ERROR
			01BF	632	.ENABL	LSB
			01BF	633	READSUBST:	
			01BF	634		
			01BF	635	MTPR	REENABLE CACHE
			01C4	636	BISL	#MCHRSN MCK,-4(AP) :SET MACHINE CHECK TYPE FOR PRTCTEST
			01C8	637	MOVAL	MCL PC(AP),R1 :SET POINTER TO PC_PSL
			01CC	638	MOVL	#EMBSK HE,R3 :SET HARD MEMORY ERROR TYPE
			01CF	639	BSBW	LOG ERROR MEM :LOG MEMORY ERROR
			01D2	643	EXTZV	#PSCSV IPL,#PSLSS IPL.MCL PSL(AP),-(SP) :GET IPL WE WERE AT
			01D8	644	CMPL	(SP)+,#IPLS_ASTDEC :ARE WE AT A NON-PAGEABLE PRIORITY?
			01DB	645	BGTR	ABORT - RECOVERY IS USELESS
			01DD	646	MOVL	MCL VA(AP),R2 :GET VIRTUAL ADDRESS OF ERROR
			01E1	647	MOVL	G^SCHSGL CURPCB,R4 :CURRENT USER'S PCB ADDRESS
			01E8	648	MOVL	PCBSL PHB(R4),R5 :CURRENT USERS PROCESS HEADER ADDRESS
			01EC	649	JSB	G^MMGSSVAPTECHK :TURN VA INTO VA OF PTE
			01F2	650	MOVL	(R3),R0 :GET THE PTE WHICH MAPS THE BAD PAGE
			01F3	651	BLSS	58 :BRANCH IF PAGE VALID
			01F7	652	BRW	RDSNONRES :ELSE FATAL ERROR
			01FA	653	58:	
			01FE	654	BBS	#PTESV WINDOW, R0,BAMPUTATE ;BR IF PAGE IS PFN-MAPPED
			01FE	655	ASSUME	PTESV PFN EQ 0
			0203	656	EXTZV	#PTESV PFN,#PTESS PFN,RO,RO :ISOLATE PAGE FRAME NUMBER IN PTE
			020A	657	CMPL	RO,G^MRGSGL_MAXPFN :IS THERE PFN DATA BASE FOR PAG?
			020C	658	BGTRU	BAMPUTATE :BR IF NO PFN DATA BASE FOR PAGE
			0213	659	MOVL	G^PFNSAB TYPE,-(SP) :PFN TYPE ARRAY ADDRESS *****
			0217	660	BISB	#PFNSM_BADPAG,2(SP)+[RO] :MARK PAGE BAD *****
			0219	661	CLRL	R1 :CLEAR MODIFY BIT PROPAGATOR
			021D	662	BBCC	#PTESV MODIFY,(R3),10\$:TEST (& CLEAR) MODIFY BIT IN PTE
			0221	663	MOVZBL	#PFNSM MODIFY,R1 :SET MODIFY PROPAGATOR
			0228	664	10\$:	G^PFNSAB STATE,-(SP) :ADDRESS OF PFN STATE ARRAY *****
			022C	665	MOVL	R1,2(SP)+[RO] :PROPAGATE MODIFY BIT TO PFN DATABASE **
			022C	666	BISB	
			022C	667	ASSUME	PFNSM MODIFY EQ 128
			022C	668		
			022E	669	BGTR	15\$:PAGE NOT MODIFIED - HE'S OK
			022E	670	BAMPUTATE:	
			0231	671	BRW	AMPUTATE
			0237	672	15\$:	#^X1FO,MCL_SUMMARY(AP) :WAS ERROR FAULT OR ABORT?
			0239	673	BITW	BAMPUTATE :ABORT - DON'T TRY ANY REPAIRS
			023D	674	BNEQ	#8,MCL_SUMMARY(AP) :IS ERROR IB ERROR FAULT
			023F	675	BITB	20\$: BRANCH IF YES, IB ERRORS RESUME
			0243	676	MOVZBL	#MCL PC(AP),-(SP) :GET OPCODE FOR RESTARTABILITY CHECK
			0249	677	BBC	(SP)+,W^RESUMABLE,BAMPUTATE :BRANCH IF INST NOT RESUMABLE
			0250	678	20\$:	G^PFNSAU REFCNT,-(SP) :ADDRESS OF PFN REFCNT ARRAY ****
			0254	679	MOVL	2(SP)+[RO],#1 :CHECK FOR I/O IN PROGRESS, ETC. ***
			0256	680	CMPW	BAMPUTATE :IF SO, DON'T TRY ANYTHING FANCY
			025D	681	BGTRU	G^PFNSAB TYPE,-(SP) :ADDRESS OF PFN TYPE ARRAY *****
			0263	682	MOVL	#PFNSV_PAGTYP,#PFNSS_PAGTYP,2(SP)+[RO],#PFNSC SYSTEM :*****
			0263	683	CMPV	0263 :CHECK FOR SYSTEM OR GLOBAL PAGE
			0263	684		
			0263	685	ASSUME	PFNSC_SYSTEM EQ 1 :CHECK TYPE OF PAGE
			0263	686	ASSUME	PFNSC_PROCESS EQ 0
			0263	687	BGTRU	BAMPUTATE :BRANCH IF GLOBAL PAGE
			0265	688		
			0265	689		
			0265	690	:	IN THE FUTURE WE MAY RECOVER FROM HARD ECC ERRORS ON GLOBAL PAGES


```

02CC 730 .SBTTL INTERFACE FROM MACHINE CHECK HANDLER TO ERROR LOGGER
02CC 731 ++
02CC 732 :++ LOGGER - Routine to log Machine Check interrupts and aborts
02CC 733
02CC 734 : INPUTS:
02CC 735
02CC 736 : R3 - Error log type
02CC 737 : AP - Pointer to Machine Check error log frame
02CC 738 : -4(AP) - MASK FOR PRTCTEST
02CC 739 : -8(AP) - PC,PSL POINTER FOR PRTCTEST
02CC 740
02CC 741 : OUTPUTS:
02CC 742
02CC 743 : Entry made in error log conditional on PRTCTEST
02CC 744 : R0-R5 destroyed
02CC 745 ;--
02CC 746
02CC 747 : LOGGER:
54 08 6C C1 02CC 748 ADDL3 MCL_COUNT(AP),#<2*4>,R4 ;GET SIZE OF ENTRY IN BYTES
55 04 AC 9E 02D0 749 MOVAB MCL_SUMMARY(AP),R5 ;GET ADDRESS OF ENTRY
51 F8 AC 7D 02D4 750 MOVQ -8(AP),R1 ;GET MASK AND PC POINTER FOR PRTCTEST
00000000'GF 16 02D8 752 JSB G^EXESMCHK_TEST ;ARE WE TO LOG THIS ERROR?
00000000'GF 06 50 E8 02DE 753 BLBS R0,10$ ;NO RECOVERY BLOCK IGNORES IT
00000000'GF D6 02E1 755 INCL G^EXESGL_MCHKERRS ;KEEP COUNT OF MACHINE CHECKS
02E7 756 10$: ;FALL THROUGH TO 'LOGIT'
02E7 757
02E7 758 :++ LOGIT - INTERFACE TO SYSTEM ERROR LOG
02E7 759
02E7 760
02E7 761 : INPUTS:
02E7 762
02E7 763 : R1 = PC,PSL POINTER FOR PRTCTEST
02E7 764 : R2 = MASK FOR PRTCTEST
02E7 765 : R3 = ERROR LOG TYPE
02E7 766 : R4 = SIZE OF LOG ENTRY IN BYTES
02E7 767 : R5 = ADDRESS OF LOG ENTRY
02E7 768 : (SP) = RETURN ADDRESS
02E7 769 ;--
02E7 770
02E7 771 : ENABL LSB
02E7 772 : LOGIT:
00 50 30 DB 02E7 773 MFPR #PR780$_SBIFS,R0 ;GET SBI FAULT/STATUS REGISTER
00 50 19 E5 02EA 774 BBCC #SBIFSS$0_NEF,R0,10$ ;CLEAR NESTED ERROR FLAG
30 50 DA 02EE 775 10$: MTPR R0,#PR780$_SBIFS ;WRITE IT BACK TO CLEAR SILO LOCK
02F1 776 ;AND FAULT LATCH
50 50 34 DB 02F1 777 MFPR #PR780$_SBIER,R0 ;GET SBI ERROR REGISTER
50 70C0 8F A8 02F4 778 BISW #SBIERSM_IBTO!SBIERSM_IBRDS!SBIERSM_CPTO!SBIERSM_RDS!-
34 50 DA 02F9 779 MTPR R0,#PR780$_SBIER ;SET BITS FOR ERRORS WE'RE HANDLING
00000000'GF 16 02FC 780 ;WRITE IT BACK TO CLEAR LATCHES
21 50 E8 0302 781
0305 782 JSB G^EXESMCHK_TEST ;ARE WE TO LOG THIS ERROR?
0305 783 BLBS R0,20$ ;NO, RECOVERY BLOCK IGNORES IT
0305 784
0305 785 MCHKSGL_LOG::;
0305 786
0305 787
0305 788
51 54 10 C1 0305 789 ADDL3 #EMBSB_MC_SUMCOD,R4,R1 ;ADD SPACE FOR HEADER FOR BUFFER SIZE
0309 790

```

00000000'GF 16 0309 792 JSB G^ERL\$ALLOCMB ;GET AN ERROR LOGGING BUFFER
14 50 E9 030F 797 BLBC R0,20\$;BRANCH IF DIDN'T GET IT
52 DD 0312 798 PUSHL R2 ;SAVE ADDRESS OF ERROR LOG BUFFER
04 A2 53 80 0314 799 MOVW R5,EMBSW_MC_ENTRY(R2) ;SET ENTRY TYPE TO FAULT TYPE
10 65 54 28 0318 800 MOVC3 R4,(R5),EMBSB_MC_SUMCOD(R2) ;IN ONE SWELL FOOP...
52 BE DD 031D 801 MOVL (SP)+,R2 ;GET POINTER TO BUFFER START IN R2
00000000'GF 16 0320 804 JSB G^ERL\$RELEASEMB ;INDICATE BUFFER READY TO LOG
05 0326 809 20\$: RSB ;EXIT WITH HARDWARE LOG STILL ON STACK
0327 810 .DSABL LSB

	0327	813			.SBTTL SBI ERROR INTERRUPTS	
	0327	814				
	0327	815	++			
	0327	816			Handle SBI Faults and Asynchronous Write Timeouts on the SBI.	
	0327	817				
	0327	818			SBI Fault:	
	0327	819			Log the error; try to resume normal execution.	
	0327	820				
	0327	821			Asynchronous Write Timeouts:	
	0327	822			Log the error.	
	0327	823			Set up a "fake" machine check log on the stack. This is so we	
	0327	824			can share the exception exit path (REFLECTCHK) that machine checks	
	0327	825			take if the current process is executing in USER or SUPER mode.	
	0327	826			If the current process is in EXEC or KERNEL mode, bugcheck.	
	0327	827	--			
	0327	828			.ALIGN LONG :THIS IS VECTORED TO	
	0328	829	GBLDEF	INT5C	:SBI FAULT VECTOR	
	0328	830	GBLDEF	LOGSBI		
	0328	831		SETIPL #^X1F	:DISABLE ALL INTERRUPTS	
00FF 8F	BB	0328	832	PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7>	:SAVE SOME WORK REGS	
53 04	9A	032F	833	MOVZBL #EMBSK BE,R3	:ERROR LOG TYPE	
52 03	D0	0332	834	MOVL #MCHKSM_MCK!MCHKSM_LOG,R2	:MASK FOR PRTCTEST	
43 43	10	0335	835	BSBB LOGSBI	:USE SAME CODE AS ASYNC WRITE FAILURE	
00FF 8F	BA	0337	836	POPR #^M<R0,R1,R2,R3,R4,R5,R6,R7>	:RESTORE R0-R7	
	02	033B	837	REI	:TRY TO CONTINUE	
	033C	838				
	033C	839				
	033C	840	GBLDEF	.ALIGN LONG :THIS IS VECTORED TO		
	033C	841	GBLDEF	INT60 :ASYNCHRONOUS WRITE TIMEOUT		
	033C	842				
	033C	843				
00FF BF	BB	033F	843	SETIPL #^X1F	:DISABLE ALL INTERRUPTS	
53 07	9A	0343	844	PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7>	:SAVE SOME WORK REGS	
52 07	D0	0346	845	MOVZBL #EMBSK AW,R3	:ERROR LOG TYPE	
2F 2F	10	0349	846	MOVL #MCHKSM_LOG!MCHKSM_MCK!MCHKSM_NEXM,R2	:PRTCTEST MASK	
00FF BF	BA	034B	847	BSBB LOGSBI	:USE SAME CODE AS SBI FAULT ERROR	
5E 28	C2	034F	848	POPR #^M<R0,R1,R2,R3,R4,R5,R6,R7>	:RESTORE R0-R7	
	28	DD	0352	SUBL #40,SP	:ALLOCATE FAKE MACHINE CHECK FRAME	
	28	DD	0354	PUSHL #40	:SIZE OF FRAME	
	07	DD	0356	PUSHL #MCHKSM_MCK!MCHKSM_LOG!MCHKSM_NEXM		
30 AE	DF	0356	851	MCL PC+4(SP)	:MASK AND PC,PSL FOR PRTCTEST	
103F BF	BB	0359	852	PUSHR #^M<R0,R1,R2,R3,R4,R5,AP>	:SAVE REGISTERS FOR COMMON CODE	
5E 24	C1	035D	853	ADDL3 #<9*4> SP AP	:POINT AP TO FAKE MACHINE CHECK FRAME	
5C A0	8F	93	0361	BITB #^B10100000,W^GL_CSBITA+3	:WAS WRITE IN USER OR SUPERVISOR	
0003'CF			0367		:MODE AND NOT UPDATING A PAGE TABLE	
	03	12	0367	BNEQ 10\$:IF NOT, MUST BUGCHECK	
FD64	31	0369	856	BRW REFLECTCHK	:BRANCH IF OK TO CONTINUE	
			036C			
	103F 8F	BA	036C	859	POPR #^M<R0,R1,R2,R3,R4,R5,AP>	
00000000'GF	16	0370	861	JSB G^EXE\$MCHK BUGCHK	:RECOVERY BLOCK IN EFFECT?	
			0376	862	BUG_CHECK ASYNCWRITER,FATAL	:WRITE ERROR IN KERNEL OR EXEC MODE
			037A	863	:OR WHILE UPDATING PAGE TABLE	

037A 868 :++
 037A 869 : LOGSBI -- Subroutine to log SBI errors.
 037A 870 :
 037A 871 : Implicit Inputs:
 037A 872 :-----+
 037A 873 : | return address : (SP)
 037A 874 :-----+
 037A 875 : | saved R0 - R7
 037A 876 :-----+
 037A 877 : | interrupt PC
 037A 878 :-----+
 037A 879 : | interrupt PSL
 037A 880 :-----+
 037A 881 :
 037A 882 :
 037A 883 : Create an SBI error log buffer that contains:
 037A 884 : The contents of the configuration register of every
 037A 885 : SBI adapter on the bus or 0 (16 longwords).
 037A 886 : A copy of the SBI silo (16 longwords).
 037A 887 : SBI processor registers SBITA, SBIER, SBIMT, SBISC, and SBIFS.
 037A 888 :--
 037A 889 : LOGSBI:
 00000000'GF 16 037A 890 JSB G^EXESMCHK_TEST ;LOG SBI ERROR
 06 50 E8 0380 891 BLBS R0,5\$;ARE WE TO LOG THIS ERROR?
 00000000'GF D6 0383 892 INCL G^EXESGL_MCHKERRS ;NO RECOVERY BLOCK IGNORES IT
 037A 893 :KEEP COUNT OF MACHINE CHECKS
 57 55 7E 24 AE 7D 0389 900 5\$: ;MAKE A SECOND COPY OF PC,PSL
 00000000'GF D0 038D 901 MOVL <9+4>(SP),-(SP) ;ARRAY OF NEXUS DEVICE TYPE CODES
 00000000'GF D0 0394 902 MOVL G^EXESGL_CONFREGL,R7 ;ARRAY OF ADAPTER VA'S
 50 0F D0 0398 903 MOVL G^MMGSGL_SBICONF,R5 ;INDEX OF LAST POSSIBLE ITEM ON SBI
 7E D4 039E 904 MOVL #15,R0 ;ASSUME NO ADAPTOR HERE
 51 6540 D0 03A0 905 10\$: CLRL -(SP) ;GET VA OF CONTROLLER/ADAPTER
 08 18 03A4 906 MOVL (R5)[R0],R1 ;GEQ IMPLIES NO VALID SYSTEM VA.
 6740 D5 03A6 907 BGEQ 20\$;TEST ADAPTER TYPE (ONLY WORKS FOR SBI)
 03 13 03A9 908 TSTL (R7)[R0] ;IF EQ, NO ADAPTOR HERE
 6E 61 D0 03AB 909 BEQL 20\$;STORE ADAPTOR CSRO ON STACK
 ED 50 F4 03AE 910 MOVL (R1), (SP) ;LOOP THRU ALL POSSIBLE 16
 50 0F D0 03B1 911 SOBGEQ R0,10\$;SET UP COUNT OF NUMBER OF TIMES TO
 0381 912 MOVL #15,R0 ;READ SILO
 0384 913 20\$: ;SAVE INFORMATION FOR ERROR LOGGER
 7E 31 DB 03B4 914 30\$: ;LOOP THRU ALL 16
 FA 50 F4 03B7 915 SOBGEQ R0,30\$;SAVE SBI TIMEOUT REGISTER
 0000'CF 6E D2 03BD 916 MCOML (SP), W^GL CSBITA ;SAVE COMPLEMENT SBITA FOR LATER CHECK
 7E 34 DB 03C2 917 MFPR #PR780\$_SBIER,-(SP) ;SAVE SBI ERROR REGISTER
 7E 33 DB 03C5 918 MFPR #PR780\$_SBIMT,-(SP) ;SAVE SBI MAINTENANCE REGISTER
 7E 32 DB 03C8 919 MFPR #PR780\$_SBISC,-(SP) ;SAVE SBI SILO COMPARATOR
 7E 30 DB 03CB 920 MFPR #PR780\$_SBIIFS,-(SP) ;SAVE SBI FAULT/STATUS REGISTER
 7E 009C 8F 3C 03CE 921 MOVZWL #<16+4>T<16+4>+<7+4>,-(SP) ;SAVE NUMBER OF BYTES OF ENTRY
 51 0098 CE DE 03D3 922
 54 6E D0 03D8 923 MOVAL <<16+4>+<16+4>+<6+4>>(SP),R1 ;ADDRESS OF PC,PSL FOR PRTCTEST
 55 04 AE 9E 03DB 924 MOVL (SP), R4 ;# OF BYTES TO LOG
 FF05 30 03DF 925 MOVAB 4(SP),RS ;ADDRESS OF LOG ENTRY
 SE 8E C0 03E2 926 BSBW LOGIT ;CALL ERROR LOGGER
 05 03E5 927 ADDL (SP)+,SP ;CLEAN STACK OF LOG AND FAKE PC,PSL
 03E6 928 RSB ;RETURN
 03E9 929

		03E6	941	.SBTTL MEMORY TIMER SCAN						
		03E6	942	ECC\$REENABLE::		; Define timer scan entry point.				
	0022'CF	B7	03E6	944	DECW	W^GW_WATCH	; Count seconds down.			
	19	14	03EA	948	BGTR	REENABLE_INTS	; Br if time hasn't elapsed yet.			
			03EC	950						
			03EC	951						
			03EC	952	; Scan all memory controllers for unreported errors. This will yield a					
			03EC	953	representative sample of memory errors in the error log, even if CRD					
			03EC	954	interrupts are disabled.					
			03EC	955						
	0022'CF	3C	B0	03EC	956	MOVW	#SOMETIME,W^GW_WATCH	; Reset time interval.		
		0A	BB	03F1	957	PUSHR	#^M<R1,R3>	; Save working registers.		
		7E	DC	03F3	958	MOVPSL	- (SP)	; Set up interrupt PSL.		
		00	10	03F5	959	BSBB	10\$; Fake interrupt PC on stack.		
		51	DE	03F7	960	10\$:	MOVAL	(SP), R1		
		53	06	03FA	961	MOVL	#EMB\$K SE,R3	; Point to exception PC,PSL.		
		0062	30	03FD	962	BSBW	LOG_ERROR_MEM	; Log soft memory errors.		
		5E	08	C0	963			; Scan all memory controllers, and		
		0A	BA	0400	964	ADDL	#8, SP	log any that report errors.		
				0403	965	POPR	#^M<R1,R3>	; Pop PC,PSL pair from stack.		
				0405	966			; Restore registers.		
				0405	967	REENABLE_INTS:				
	0020'CF	B7	0405	968	DECW	W^GW_REENAB				
		2B	14	0409	969	BGTR	10\$; Count seconds down.		
	0020'CF	0384	8F	B0	970	MOVW	#REENABTIME, W^GW_REENAB	; Branch if reenable time not elapsed.		
		3F	BB	040B	971	PUSHR	#^M<R0,R1,R2,R3,R4,R5>	Reset the time interval.		
	0010'CF	10	00	00	00	0412	972	MOVC5	#0,#0,#0,#16,W^AB_MEMERR	Save working registers.
		00000000'GF	00	00	00	0414	973	BBC	S^#EXESV CRDENABL,-	Reset 16 bytes of error count to 0.
		OF	0F	0F	0F	0424	974		G^EXESGL_FLAGS,\$\$	Branch if SYSGEN parameter specifies
		55	55	55	55	0425	975	MOVL	G^MMG\$GL SBICONF,R5	no CRD interrupts.
		53	53	53	53	042C	976	MOVAL	W^ENAB_ROUTINES,R3	Get addr of SBICONF for action routines.
		008C	008C	008C	008C	30	977	BSBW	LOCATE_MEM	Array of action routine vectors.
					0431				Locate mem and call action routines	
					0434				to re-enable CRD interrupts.	
		3F	BA	0434	979	55\$:	POPR	#^M<R0,R1,R2,R3,R4,R5>	Restore registers.	
		05	0436	980	10\$:	RSB				

		0437	982	.SBTTL Memory Error Interrupts	
		0437	983	: SBI Alert interrupts are vectored here.	
		0437	984		
		0437	985	: ALIGN LONG	
		0438	986	GBLDEF INT58	: EXESINT58:: or MPSSINT58::
		0438	987	GBLDEF LOGSBA	: EXESLOGSBA:: or MPSSLOGSBA::
		0438	988		
		0A	BB	0438 990 PUSHR #^M<R1,R3>	: Save some registers.
		51	08 AE	DE 043A 991 SETIPL #^X1F	: Disable all interrupts.
		53	05	DO 043D 992 MOVAL 8(SP),R1	: Set pointer to interrupt PC,PSL.
		001B	30	0441 993 MOVL #EMBSK SA,R3	: Set SBI Alert error log type.
		0A	BA	0444 994 BSBW LOG ERROR MEM	: Log memory controller registers.
		02	0447 995 POPR #^MZR1,R35	: Restore registers.	
		044A	996 REI		
		044A	997		
		044A	998	: CRD (Soft, or Corrected) memory error interrupts are vectored here.	
		044A	999	: ALIGN LONG	
		044C	1000	GBLDEF INT54	: EXESINT54:: or MPSSINT54::
		044C	1001	GBLDEF LOGCRD	: EXESLOGCRD:: or MPSSLOGCRD::
		044C	1002		
		0A	BB	044C 1005 PUSHR #^M<R1,R3>	: Save some registers.
		51	0024'CF	044E 1006 SETIPL #^X1F	: Disable all interrupts.
		51	08 AE	D6 0451 1007 INCL U^GL CRDCNT	: Keep count of these errors.
		53	06	DE 0455 1008 MOVAL 8(SPT),R1	: Set pointer to interrupt PC,PSL.
		0003	30	DO 0459 1009 MOVL #EMBSK SE,R3	: Set soft memory error type.
		0A	BA	045C 1010 BSBW LOG ERROR MEM	: Log memory controller registers.
		02	045F 1011 POPR #^MZR1,R35		
		0461	1012 REI		

```

0462 1014 .SBTTL LOGMEM Master Routine
0462 1015 :++
0462 1016 :
0462 1017 : FUNCTIONAL DESCRIPTION:
0462 1018 : This routine is called to build an errorlog containing the device
0462 1019 : registers of the memory controllers on an 11/780 system. If called
0462 1020 : at the LOG_ERROR_MEM entry point, it will scan the memory controller
0462 1021 : status registers, and only log those controllers which report errors.
0462 1022 : If called at the LOG_ALL_MEM entry point, it will unconditionally log
0462 1023 : all memory controllers on the system.
0462 1024 :
0462 1025 : INPUTS:
0462 1026 :     R1      - pointer to exception PC,PSL
0462 1027 :     R3      - Error log type code (e.g. EMBSK_type)
0462 1028 :
0462 1029 : OUTPUTS:
0462 1030 :     Format of error log:
0462 1031 :         # of memory controllers logged
0462 1032 :         memory type-specific log #1
0462 1033 :         memory type-specific log #2
0462 1034 :
0462 1035 :
0462 1036 :     PC of instruction at fault time
0462 1037 :     PSL at fault time
0462 1038 :
0462 1039 :     All registers are preserved.
0462 1040 :
0462 1041 :--
0462 1042 :
0462 1043 LOG_ERROR_MEM: ; Log controllers with errors.
53 1FFF 8F BB 0462 1044 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11,AP>
0000'CF DE 0466 1045 MOVAL W^LOGERR_ROUTINES,R3 ; Array of action routine vectors.
09 09 11 0468 1046 BRB LOGMEM ; Join common code.
0460 1047 :
0460 1048 LOG_ALL_MEM: ; Unconditionally log all controllers.
53 1FFF 8F BB 0460 1049 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11,AP>
0000'CF DE 0471 1050 MOVAL W^LOGALL_ROUTINES,R3 ; Array of action routine vectors.
0476 1051 :
0476 1052 LOGMEM: ; Log memory controller registers.
55 7C 0476 1053 CLRQ R5 ; Zero error log byte count and number
0478 1054 : of controllers logged.
0478 1055 MOVL G^MMGSGL SBICONF,R7 ; For use by action routines.
0478 1056 MOVL #SSS_NORMAL,AP ; Assume no fatal memory errors.
0482 1057 :
0482 1058 : Locate all memory controllers on the SBI. When a memory controller is
0482 1059 : found, call the appropriate action routine to create that controller's
0482 1060 : portion of the common error log buffer on the stack.
0482 1061 :
0038 30 0482 1062 BSBW LOCATE_MEM
0485 1063 :
0485 1064 : The error log buffer has been built on the stack; SP points to the beginning.
0485 1065 : Add the number of memory controllers logged, then log the errors.
0485 1066 : Current register usage:
0485 1067 :     R5      - Number of bytes in the error log.
0485 1068 :     R6      - Number of memory controllers logged.
0485 1069 :     SP      - Points to the beginning of the error log buffer.
0485 1070 :     AP      - LBS if no fatal memory errors were discovered, else LBC.

```

51	6E45	9E	0485	1071	:	MOVAB	(SP)[R5], R1		; Get address of saved R0 on stack.
53	0C A1	DD	0489	1072		MOVL	12(R1), R3		; Restore input value of R3.
51	04 A1	DD	048D	1073		MOVL	4(R1), R1		; Restore input value of R1.
	56	DD	0491	1074		PUSHL	R6		; Add # of controllers to log buffer.
7E	55 04	C1	0493	1075		ADDL	#<1*4>, R5, -(SP)		Total # bytes in error log buffer.
	55	DS	0497	1076		TSTL	R5		Were any memory registers logged?
	12	13	0499	1077		BEQL	10\$		No. Skip call to error logger.
00000000	'GF	D6	049B	1078		INCL	G^EXE\$GL_MEMERRS		Keep count of memory errors
	54 6E	DO	04A1	1079		MOVL	(SP), R4		Use # bytes as input to LOGIT.
55	04 AE	DE	04A4	1080		MOVAL	4(SP), R5		Address of error log buffer.
	52	D4	04A8	1081		CLRL	R2		Always log memory errors.
FE	3A	30	04AA	1082		BSBW	LOGIT		Log the error.
SE	8E	CO	04AD	1083	10\$:	ADDL	(SP)+, SP		Remove error log buffer from stack.
08	5C	E8	04B0	1084		BLBS	AP, 20\$; Br if fatal error not signalled.
1FFF	BF	BA	04B3	1085		POPR	#^M<R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, AP>		
			04B7	1086			BUG_CHECK ASYNCWRTER, FATAL		; Unrecoverable memory controller error.
			04BB	1087					
			04BB	1092	20\$:	POPR	#^M<R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, AP>		
			05	04BF	1093		RSB		

	04C0 1096			.SBTTL LOCATE_MEM Dispatching Routine
	04C0 1097	++		Routine to locate memory controllers on 11/780 SBI.
	04C0 1098			FUNCTIONAL DESCRIPTION:
	04C0 1099			This routine scans an array of adapter type codes that tell which adapters are attached to the SBI. When it finds a memory controller adapter, it dispatches to an action routine for that memory controller type.
	04C0 1100			INPUTS:
	04C0 1101			R3 - address of action routine table; 1 action routine/memory controller
	04C0 1102			Current format of action routine tables (the tables are created by the
	04C0 1103			MEMORY_ROUTINES macro):
	04C0 1104			(R3): self-relative offset to MS780C action routine
	04C0 1105			4(R3): self-relative offset to MA780 action routine
	04C0 1106			8(R3): self-relative offset to MS780E action routine
	04C0 1107			On entry to memory action routine:
	04C0 1108			R0,R1 - Local registers, not preserved across calls to action routines
	04C0 1109			R2 - TR# of this memory controller
	04C0 1110			R3 - not available to be used by action routines
	04C0 1111			R4 - address of CONFREGL array (If the 780 ever gets a BI, code must change, because TSTL assumes no high-order bits set.)
	04C0 1112			R5-AP - available; contents are preserved across calls to multiple action routines (i.e. can be used for global storage)
	04C0 1113			Note: an action routine may deposit a -1 in R2 to cause LOCATE_MEM to prematurely exit the memory scan loop (and not call any other memory action routines).
	04C0 1114			OUTPUTS:
	04C0 1115			R0-R4 destroyed. (Other registers may be destroyed by action routines.)
	04C0 1116			--
	04C0 1117			LOCATE_MEM:
	04C0 1118			MOVL G^EXESGL_CONFREGL,R4 ; Get address of CONFREGL.
	04C0 1119			SUBL3 #1,G^EXESGL_NUMNEXUS,R2 ; Get index into nexus arrays.
	04C0 1120			04CF 1134 : Loop through all nexuses. If a memory controller is found at any of the
	04C0 1121			04CF 1135 : nexus slots, then call the action routine associated with that memory.
	04C0 1122			04CF 1136 :
	04C0 1123			04CF 1137 :
	04C0 1124			51 6442 D0 04CF 1138 10\$: MOVL (R4)[R2],R1 ; Get nexus device type from CONFREGL.
	04C0 1125			04CF 1139 BEQL 20\$; Not a memory; go to next nexus.
	04C0 1126			04D3 1140 LOCC R1,#MEMTYPcnt,W^MEMTYP ; Find type in memory type array.
	04C0 1127			04DB 1141 BEQL 20\$; R1 <- addr of type code (if found).
	04C0 1128			04DB 1142 BEQL 20\$; Not a memory; go to next nexus.
	04C0 1129			04D5 1143 MOVZBL MEMTYPcnt(R1),R1 ; Use offset to get general memory type.
	04C0 1130			04DB 1144 MOVAL (R3)[R1],R1 ; Get self-relative address of action
	04C0 1131			04DB 1145 JSB 8(R1)[R1] ; routine, and call it.
	52 54 00000000'GF 00 00000000'GF 01 C3 04C7 1132 1133			04DB 1146 20\$: SOBGEQ R2,10\$; Loop through all nexuses.
	04CF 1134			04EC 1147 RSB ; Return.
	04CF 1135			
	04CF 1136			
	04CF 1137			
	51 12 A1 9A 04DD 1143			
	51 6341 DE 04E1 1144			
	00 B141 16 04E5 1145			
	E3 52 F4 04E9 1146			
	05 04EC 1147			

```

04ED 1149      .SBTTL ENAB Action Routines
04ED 1150      ++
04ED 1151
04ED 1152      FUNCTIONAL DESCRIPTION:
04ED 1153      These action routines re-enable (RD) interrupts for each 11/780 memory
04ED 1154      controller. Memory types currently supported:
04ED 1155
04ED 1156      MS780C (local memory - 4k and 16k chips)
04ED 1157      MS780E (local memory - 64k chips)
04ED 1158      MA780 (multiport memory)
04ED 1159
04ED 1160      INPUTS:
04ED 1161      R2      - TR# of this memory
04ED 1162      R4      - address of EXESGL_CONFREGL array
04ED 1163      R5      - address of MMGSGL_SBICONF array
04ED 1164
04ED 1165      OUTPUTS:
04ED 1166      R0,R1 destroyed; all other registers preserved.
04ED 1167
04ED 1168      --
04ED 1169      ENAB_MS780C:
08 A1  51 6542  D0 04ED 1171      MOVL   (R5)[R2],R1      ; Get address of controller registers.
          30000000 BF  D0 04F1 1172      MOVL   #<MRCRM_ELSRF!MRCRM_HERIMF>,8(R1) ; Enable interrupts
04F9  05 04F9 1173      RSB    ; and clear error flags.
04FA  04FA 1175      RSB    ; That's it.
04FA  04FA 1176
08 A1  51 6542  D0 04FA 1177      ENAB_MS780E:
          30000000 BF  D0 04FE 1179      MOVL   (R5)[R2],R1      ; Get address of controller registers.
0506  0506 1180      MOVL   #<MRCRM_ELSRF!MRCRM_HERIMF>,8(R1) ; Enable interrupts
050E  050E 1181      RSB    ; and clear error flags in 1st contr.
050E  050E 1182      MOVL   #<MRCRM_ELSRF!MRCRM_HERIMF>,12(R1) ; Enable interrupts
050F  050F 1183      RSB    ; and clear error flags in 2nd contr.
050F  050F 1184
050F  050F 1185      RSB    ; That's it.
050F  050F 1186
0513  0513 1187      ENAB_MA780:
0513  0513 1188      MOVL   (R5)[R2],R1      ; Get address of controller registers.
          30000000 BF  C8 051F 1189      SPRCTCTINI B^10$, - ; Protect against non-existent memory
0527  0527 1190      BISL   #<MCHKSM_LOG!MCHKSM_NEXM>; machine checks.
0527  0527 1191      RSB    #<MRCRM_ELSRF!MRCRM_HERIMF>,16(R1) ; Enable interrupts
0528  0528 1192      SPRCTCTEND 10$    ; and clear error flags.
0528  0528 1193      RSB    ; End of protected code.
0528  0528 1194
0528  0528 1195
0528  0528 1196
0528  0528 1197
0528  0528 1198

```

RES
RES
SB
SB
SB
SB
SB
SB
SB
SB
SCF
SCF
SOP
SS1
TBL
TR1
UPFPSE
---Pha

Int
Com
Pas
Syn
Pas
Syn
Psc
Crc
AssThe
951
The
164
42

0529 1200
0529 1201 ++
0529 1202
0529 1203
0529 1204
0529 1205
0529 1206
0529 1207
0529 1208
0529 1209
0529 1210
0529 1211
0529 1212
0529 1213
0529 1214
0529 1215
0529 1216
0529 1217
0529 1218
0529 1219
0529 1220
0529 1221
0529 1222
0529 1223
0529 1224
0529 1225
0529 1226
0529 1227
0529 1228
0529 1229
0529 1230
0529 1231
0529 1232
0529 1233
0529 1234
0529 1235
0529 1236
0529 1237
0529 1238
0529 1239
0529 1240
0529 1241
0529 1242
0529 1243
0529 1244
0529 1245
0529 1246
0529 1247
0529 1248
0529 1249
0529 1250
0529 1251 --

.SBTTL LOGMEM Action Routines

FUNCTIONAL DESCRIPTION:

One action routine per memory controller type follows. These routines create an 11/780 memory error log entry. Currently, the following memory controllers are supported:


MS780C (local memory - 4K and 16K chips)
MS780E (local memory - 64K chips)
MA780 (multiport memory)

Each action routine contributes to the common error log buffer being built on the stack. Because different routines are being used to build a common error log buffer on the stack, the contents of the stack is significant at all times.

INPUTS:

R2 - nexus index for this memory (TR #)
R3 - not available for use by action routines
R4 - address of SBI configuration array (CONFREGL)
R5 - current errorlog byte count
R6 - current number of controllers logged
R7 - address of array of SBI virtual addresses (SBICONF)
R8-R11 - scratch
AP - memory controller status: LBC = fatal controller error discovered


IMPLICIT INPUTS:



OUTPUTS:

R2-R4 preserved
R5 and R6 updated

IMPLICIT OUTPUTS:



```

      0529 1253 .SBTTL LOG_MS780C
      0529 1254 ++
      0529 1255 LOG_MS780C - Build error log for MS780C memory controller
      0529 1256
      0529 1257 The portion of the error log built for the MS780C memory controller
      0529 1258 has the following format:
      0529 1259 +-----+
      0529 1260 | adapter TR#
      0529 1261 +-----+
      0529 1262 | memory register A
      0529 1263 +-----+
      0529 1264 | memory register B
      0529 1265 +-----+
      0529 1266 | memory register C
      0529 1267 +-----+
      0529 1268 Register A contains the type code in the low-order byte. For MS780C
      0529 1269 memories, this type code is in the range of 8 - 11 (hex).
      0529 1270 --
      0529 1271
      0529 1272 LOG_MS780C:
      0529 1273 :
      0529 1274 : Determine whether to log this controller.
      0529 1275 :
      58 6742 00 0529 1277 MOVL (R7)[R2],R8 ; Get VA of controller registers.
      SA 08 A8 00 0520 1278 MOVL 8(R8),R10 ; Read memory controller register C.
      01 5A 1C EO 0531 1279 BBS #MRCGV_ELSRF,R10,LOGC ; Branch if error log requested.
      05 0535 1283 RSB ; Else return.

      0536 1285 :
      0536 1286 : Build error log on stack.
      0536 1287 : This is the entry point used when unconditionally logging all memories.
      0536 1288 :
      0536 1289 LOGC:
      03 BA 0536 1290 POPR #^M<R0,R1> ; Get return addr in R0, caller's
      0538 1291 : return in R1.
      04 5A DD 0538 1292 DSBINT DST=R9 ; Raise IPL while reading registers.
      A8 DD 053E 1293 PUSHL R10 ; Save memory register C in log.
      68 DD 0540 1294 PUSHL 4(R8) ; Save memory register B in log.
      52 DD 0545 1295 PUSHL (R8) ; Save memory register A in log.
      054A 1296 ENBINT SRC=R9 ; Drop back to previous IPL.
      054A 1297 PUSHL R2 ; Save TR# in log.

      054A 1298 :
      054A 1299 : Check for CRD error. If the number of recent CRD errors > CRDINTMAX, then
      054A 1300 : disable CRD interrupts. If the number of recent CRD errors > CRDWATCHMAX,
      054A 1301 : then stop logging CRD errors.
      054A 1302 :

      03 5A 1C E1 054A 1303 BBC #MRCGV_ELSRF,R10,20$ ; Branch if no error log requested.
      0010'CF42 96 054F 1304 INCB W^AB_MEMERR[R2] ; Count memory errors for this contr.
      0010'CF42 91 0553 1305 CMPB W^AB_MEMERR[R2],#CRDINTMAX ; Too many CRD interrupts?
      04 15 0559 1306 BLEQ 10$ ; No, skip CRD interrupt disable.
      00 5A 1E E2 055B 1307 BBSS #MRCGV_INHBCRD,R10,10$ ; Set bit to inhibit CRD interrupts.

      06 0010'CF42 91 055F 1308 10$: CMPB W^AB_MEMERR[R2],#CRDWATCHMAX ; Too many CRD error logs?
      05 15 0565 1310 BLEQ 20$ ; No, go log this one.
      SE 10 C0 0567 1311 ADDL2 #<4*4>,SP ; Pop memory CSRs from stack.
      05 11 056A 1312 BRB 30$ ; Skip logging CRD for this controller.

      55 10 C0 056C 1313 20$: ADDL2 #<4*4>,RS ; Add # of bytes in this log to total.
      056C 1314
  
```

- MACHINE CHECK EXCEPTION HANDLER FOR 11 LOG_MS780C K 11
16-SEP-1984 00:43:58 VAX/VMS Macro V04-00
5-SEP-1984 04:10:29 [SYSLOA.SRC]MCHECK780.MAR;1 Page 29
(23)

08 A8 56 D6 056F 1315 30\$:
5A D0 0571 1316
51 DD 0575 1317
60 17 0577 1319

INCL	R6	: Count number of controllers logged.
MOVL	R10,8(R8)	: Clear errors from register C.
PUSHL	R1	: Restore caller's caller to stack.
JMP	(R0)	: Return to caller.

```

0579 1322 .SBTTL LOG_MS780E
0579 1323 ++
0579 1324 LOG_MS780E - Build error log for MS780E memory controller
0579 1325 The portion of the error log built for the MS780E memory controller
0579 1326 has the following format:
0579 1327 +-----+
0579 1328 | adapter TR#
0579 1329 +-----+
0579 1330 | memory register A
0579 1331 +-----+
0579 1332 | memory register B
0579 1333 +-----+
0579 1334 | memory register C
0579 1335 +-----+
0579 1336 | memory register D
0579 1337 +-----+
0579 1338 +-----+
0579 1339 +-----+
0579 1340 Register A contains the type code in the low-order byte. For MS780E
0579 1341 memories, this type code is in the range of 68 - 6C (hex).
0579 1342
0579 1343 --
0579 1344
0579 1345 LOG_MS780E:
0579 1346
0579 1347 : Determine whether to log any errors for this controller.
0579 1348 :
0579 1350 MOVL (R7)[R2],R8 ; Get VA of controller registers.
68 00100000 58 6742 D0 0579 1351 BITL #MRC_SUMMARY,(R8) ; Test error summary bit in Register A.
01 8F D3 057D 1352 BNEQ LOGE ; Branch if there are any errors.
05 01 12 0584 1353 RSB ; Else return.
0586 1356
0587 1358
0587 1359
0587 1360 : This is the entry point used when unconditionally logging all memories.
0587 1361
0587 1362 LOGE:
03 BA 0587 1363 POPR #^M<R0,R1> ; Get return address in R0, caller's
0589 1364 ; return fn in R1.
59 03 D0 0589 1365 MOVL #3,R9 ; Initialize loop counter.
058C 1366 DSBINT DSf=R10 ; Raise IPL while reading registers.
6849 DD 0592 1367 10$: PUSHL (R8)[R9] ; Push registers in reverse order.
FA 59 F4 0595 1368 SOBGEQ R9,10$ ; Push 4 registers for error log.
52 DD 0598 1369 PUSHL R2 ; Save TR# in error log.
059A 1370 ENBINT SRC=R10 ; Drop back to previous IPL.
059D 1371
059D 1372 : The MS780E memory subsystem consists of 1 SBI Interface module and 2 Memory
059D 1373 Controller modules. Each controller can control up to 8 memory array cards.
059D 1374 The MS780E subsystem can operate in any one of 3 interleave modes: when both
059D 1375 Control Cards are present, the subsystem will usually operate in internally
059D 1376 interleaved mode; if only one Control Card is present, the sub-system may
059D 1377 operate in non-interleaved mode, or may be externally interleaved with
059D 1378 another memory subsystem on a different SBI slot.
059D 1379
059D 1380 : MS780E controller registers A and B reside on the SBI Interface module and
059D 1381 are always accessible and valid when the subsystem is present. Register C
059D 1382 gives information about the lower controller and array cards while Register
059D 1383 D gives information about the upper set. If either controller is not


```

			059D	1384	: present, its status register (C or D) will be accessible but the contents		
			059D	1385	: are UNDEFINED.		
			059D	1386	:		
04	68	04 AE	00	059D	1387	MOVL 4(SP),(R8)	: Clear error bits set in Register A.
			00	05A1	1388	MOVL 8(SP),4(R8)	: Clear error bits set in Register B.
			05A6	1389	:		
			05A6	1390	: Check Register A for interleave mode.		
			05A6	1391	:		
05	04 AE	59	7C	05A6	1392	CLRQ R9	: Will hold copies of Register C and D.
		02	E0	05A8	1393	BBS #2,4(SP),LOWER	: If internally interleaved, check both
				05AD	1394		upper and lower controllers.
11	04 AE	01	E0	05AD	1395	BBS #1,4(SP),UPPER	: Branch if upper controller is enabled.
				05B2	1396	:	
				05B2	1397	: Check lower controller for fatal parity errors.	
				05B2	1398	:	
				05B2	1399	LOWER:	
59	OC AE	00	05B2	1400	MOVL 12(SP),R9	: Get copy of Register C from stack.	
3F	59 07	E0	05B6	1401	BBS #MRC\$V MSEQPTY,R9,-	: Branch if microsequencer parity	
				05BA	1402	FATAL MEM	error.
3B	59 08	E0	05BA	1403	BBS #MRC\$V IFPTY,R9,-	: Branch if SBI Interface write data	
				05BE	1404	FATAL MEM	parity error.
10	04 AE	02	E1	05BE	1405	BBC #2,4(SP),CHK_CRD_LOW	: Branch if not internally interleaved.
				05C3	1406	:	
				05C3	1407	: Check upper controller for fatal parity errors.	
				05C3	1408	:	
				05C3	1409	UPPER:	
5A	10 AE	00	05C3	1410	MOVL 16(SP),R10	: Get copy of Register D from stack.	
2E	5A 07	E0	05C7	1411	BBS #MRC\$V MSEQPTY,R10,-	: Branch if microsequencer parity	
				05CB	1412	FATAL MEM	error.
2A	5A 08	E0	05CB	1413	BBS #MRC\$V IFPTY,R10,-	: Branch if SBI interface write data	
				05CF	1414	FATAL MEM	parity error.
				05CF	1415	:	
				05CF	1416	: Determine if this error was a CRD in either controller.	
				05CF	1417	:	
04	5A 09	E0	05CF	1418	BBS #MRC\$V_CRDERR,R10,CRD_MS780E	; Branch if CRD error in upper contr.	
24	59 09	E1	05D3	1419	CHK_CRD_LOW:		
				05D3	1420	BBC #MRC\$V_CRDERR,R9,LOG_E	; Branch if not a CRD error in lower.
				05D7	1421	:	
				05D7	1422	: This was a CRD error. If the number of recent CRD errors > CRDINTMAX, then	
				05D7	1423	disable CRD interrupts for this subsystem. If the number of recent CRD	
				05D7	1424	errors > CRDWATCHMAX, then don't log another CRD error.	
				05D7	1425	:	
				05D7	1426	: NOTE: it is always safe to write to both register C and D even if one of the	
				05D7	1427	controllers is disabled.	
				05D7	1428	:	
				05D7	1429	CRD_MS780E:	
03	0010'CF42	96	05D7	1430	INC B W^AB_MEMERR[R2]	: Count memory errors for this contr.	
	0010'CF42	91	05DC	1431	CMPB W^AB_MEMERR[R2],#CRDINTMAX	: Too many CRD interrupts?	
	08	15	05E2	1432	BLEQ 11S	: No, skip CRD interrupt disable.	
00	59 1E	E2	05E4	1433	BBSS #MRC\$V_INHBCRD,R9,10S	: Set bit to inhibit CRD interrupts.	
00	5A 1E	E2	05E8	1434	BBSS #MRC\$V_INHBCRD,R10,11S	: Set bit to inhibit in upper contr.	
06	0010'CF42	91	05EC	1436	CMPB W^AB_MEMERR[R2],#CRDWATCHMAX	: Too many CRD error logs?	
	07	15	05F2	1437	BLEQ LOG_E	: No, go ahead and log this one.	
SE	14	C0	05F4	1438	ADDL2 #<584>,SP	: Pop memory CSRs from stack.	
	07	11	05F7	1439	BRB CLEAR_ERRS_E	: Skip logging CRDs for this controller.	
			05F9	1440	:		

05F9 1441 : Found a fatal controller error. Report it, try to log the error and return.
05F9 1442 :
05F9 1443 FATAL_MEM:
5C D4 05F9 1444 CLRL AP : Signal fatal memory error.
05FB 1445 :
05FB 1446 : Increment log counts.
05FB 1447 :
05FB 1448 LOG_E:
55 14 C0 05FB 1449 ADDL2 #<5+4>,R5 : Add # of bytes in this log to total.
56 D6 05FE 1450 INCL R6 : Count number of controllers logged.
CLEAR_ERRS E:
08 A8 59 D0 0600 1452 MOVL R9,8(R8) : Clear errors from register C.
0C A8 5A D0 0604 1453 MOVL R10,12(R8) : Clear errors from register D.
51 DD 0608 1454 PUSHL R1 : Restore caller's caller to stack.
60 17 060A 1455 JMP (R0) : Return to caller.

060C 1458
 060C 1459 ::++
 060C 1460
 060C 1461
 060C 1462
 060C 1463
 060C 1464
 060C 1465
 060C 1466
 060C 1467
 060C 1468
 060C 1469
 060C 1470
 060C 1471
 060C 1472
 060C 1473
 060C 1474
 060C 1475
 060C 1476
 060C 1477
 060C 1478
 060C 1479
 060C 1480
 060C 1481
 060C 1482
 060C 1483
 060C 1484
 060C 1485
 060C 1486
 060C 1487
 060C 1488 :--
 060C 1489
 060C 1490 LOG_MA780:
 060C 1491 :
 060C 1492 : Determine whether to log any errors for this controller.
 060C 1493 :
 060C 1494 :

.SBTTL LOG_MA780
 LOG_MA780 - Build error log for MA780 memory controller
 The portion of the error log built for the MA780 memory controller
 has the following format:



The Port Configuration Register contains the type code in the
 low-order byte. For MA780 memories, this type code is in the
 range of 40 - 43 (hex).

58 6742 D0 060C 1495	MOVL (R7)[R2],R8	: Get VA of controller register.
SA D4 0610 1496	CLRL R10	: Use R10 as memory error flag; assume
0612 1497		there is an error condition.
0612 1499	SPRTCTINI B^10\$, -	: Protect following code from
0612 1500	#<MCHKSM_LOG!MCHKSM_MCK>	all machine checks.
68 00400000 8F D3 061E 1502	BITL #^X00400000,(R8)	: Check for power-up interrupt.
28 12 0625 1503	BNEQ SS	: Branch if found.
C4 A8 FF000000 8F D3 0627 1504	BITL #^XF000000,4(R8)	: Check Port Interface Control Reg.
21 12 062F 1505	BNEQ SS	: Branch if found error.
10 A8 10000000 8F D3 0631 1506	BITL #^HRC5M_ELSRF,16(R8)	: Check Array Error register.
17 12 0639 1507	BNEQ SS	: Branch if found error.
18 A8 00000400 8F D3 063B 1508	BITL #^X00000400,24(R8)	: Check Multiple Interlock Accepted err.
0D 12 0643 1509	BNEQ SS	: Branch if found error.
08 A8 D000C000 8F D3 0645 1510	BITL #^XD000C000,8(R8)	: Lastly, check Port Contr. Status Reg.
03 12 064D 1511	BNEQ SS	: Branch if found error.
5A 01 D0 064F 1512	MOVL #1,R10	: Signal no errors found.
0652 1513 SS:		
03 50 E9 0653 1515	SPRTCTEND 10\$: End of protected code.
01 5A E9 0656 1516	BLBC R0,20\$: If MA780 has disappeared, just return.
	BLBC R10,LOGMA	: If any errors were found, log them.

05 0659 1519 20\$: RSB : Else return.

065A 1520 :
 065A 1521 : This is the entry point used when unconditionally logging all memories.
 065A 1522 :
 065A 1523 : Build error log on stack. First set SP to where the top of the buffer
 065A 1524 : will be, and use R9 as a temporary stack pointer while the log is being
 065A 1525 : built. This is so the machine check protection routines can freely use the
 065A 1526 : stack above where the error log is being built.
 065A 1527 :
 065A 1528 LOGMA:

0802 8F BA	065A 1529 POPR #^M<R1,R11>	: Get return address in R1, caller's
59 5E D0	065E 1530	return in R11.
5E 24 C2	065E 1531 MOVL SP,R9	Use R9 as temporary stack pointer.
	0661 1532 SUBL #<9*4>,SP	Point SP to where stack top will be.
	0664 1533 SPRCTINI W^50\$ -	Protect following code from
	0664 1534 #<MCHKSM_LOG!MCHKSM_NEXM>	non-existent memory errors.
79 1C A8 D0	0671 1535 DSBIINT DST=R10	Raise IPL while logging registers.
79 18 A8 D0	0677 1536 MOVL 28(R8),-(R9)	Maintenance Control Register
79 14 A8 D0	067B 1537 MOVL 24(R8),-(R9)	Configuration Status Register 1
79 10 A8 D0	067F 1538 MOVL 20(R8),-(R9)	Configuration Status Register 0
79 0C A8 D0	0683 1539 MOVL 16(R8),-(R9)	Array Error Register
	0687 1540 MOVL 12(R8),-(R9)	Port Invalidiation Control Register
	068B 1541 SPRCTINI B^10\$,-	Protect this register access against
79 08 A8 D0	0697 1542 #<MCHKSM_LOG!MCHKSM_MCK>	all machine checks.
03 50 E8	069B 1543 MOVL 8(R8),-(R9)	Read Port Controller Status Register.
79 00 D0	069F 1544 SPRCTEND 10\$	End of protected code.
	06A2 1545 BLBS R0,15\$	Branch if no machine check occurred.
79 04 A8 D0	06A2 1546 MOVL #0,-(R9)	Else put fake copy of register in log.
79 68 D0	06A6 1547 MOVL 4(R8),-(R9)	Port Interface Control Register
	06A9 1548 MOVL (R8),-(R9)	Port Configuration Register
79 52 D0	06AC 1549 ENBINT SRC=R10	Restore IPL to previous level.
	06AF 1550 MOVL R2,-(R9)	Save TR# in error log.
	06AF 1551 : Clear errors from registers.	
04 68 04 A9 C8	06AF 1552	
04 A8 08 A9 C8	06B3 1553 155: BISL 4(R9),(R8)	Clear errs in Port Config Reg (pwr-up)
	06B8 1554 BISL 8(R9),4(R8)	Clear errors in Port Interface
	0688 1555 SPRCTINI B^20\$,-	Control Register,
08 A8 0C A9 C8	06C4 1556 #<MCHKSM_LOG!MCHKSM_MCK>	Protect this register access against
	06C9 1557 BISL 12(R9),8(R8)	all machine checks.
14 A8 18 A9 C8	06CA 1558 SPRCTEND 20\$	Clear errors in Port Controller
14 A9 DD	06CF 1559 BISL 24(R9),20(R8)	Status register.
	06D2 1560 PUSHL 20(R9)	End of protected code.
	06D2 1561 : Check for CRD error. If the # of recent CRD errors > CRDINTMAX, then disable	Clear errors in Port Configuration
	06D2 1562 CRD interrupts for this controller. If the # of recent CRD errors >	Status Register (Mult Interlock Acpt)
	06D2 1563 CRDWATCHMAX, then don't log another CRD error for this controller.	Get copy of Array Error Register
	06D2 1564 : on top of stack.	
03 1E 6E 1C	0010'CF42 E1 06D2 1565 BBC #MRCCSV_ELSRF,(SP),40\$	Branch if this wasn't a data error.
	96 06D6 1566 INCB W^AB MEMERR[R2]	Count data errors for this contr.
04 0010'CF42 91 06DB 1567 CMPB W^AB_MEMERR[R2],#CRDINTMAX	; Too many CRD interrupts?	
	15 06E1 1568 BLEQ 30\$; No, skip CRD interrupt disable.

00 6E 1E	E2 06E3	1586	BBSS	#MRC\$V_INHBCRD,(SP),30\$; Set bit to inhibit CRD interrupts.
06 5A 01	0010'CF42	06E7 1587	30\$:	MOVL #1,R10 ; Assume error will be logged.
02 91	01	06EA 1588	CMPB W^AB_MEMERR[R2],#CRDWATCHMAX ; Too many CRD error logs?	
5A 02	15	06F0 1589	BLEQ 40\$; No, go ahead and log this one.	
D4 5A	04	06F2 1590	CLRL R10 ; Signal "don't log this error".	
10 A8 8E	00	06F4 1591	40\$:	MOVL (SP)+,16(R8) ; Clear errors from Array Error Reg.
		06F4 1592	SPRTCTEND 50\$; End of protected code.	
		06F8 1593	: Note: If no machine check occurred, R9 and SP are now identical. We can	
		06F8 1594	: resume using SP.	
		06F9 1595	:	
03 50 06F9	E9	1603	BLBC R0,NOLOG_MA ; MA780 disappeared, nothing to log	
05 5A E8	06FC	1605	BLBS R10,LOG_MA ; Branch to log the error.	
SE 24 06FF	06FF	1607	NOLOG_MA:	
05 11 0702	11	1608	ADDL #<9*4>,SP ; Clean error log off the stack.	
0704	0704	1609	BRB EXIT_MA ; And return.	
55 24 C0 0704	0704	1611	LOG_MA:	
56 D6 0707	0707	1612	ADDL #<9*4>,R5 ; Add # of bytes in this log to total.	
0709	0709	1613	INCL R6 ; Increment count of memories logged.	
5B DD 0709	0709	1614	EXIT_MA:	
61 17 070B	070B	1615	PUSHL R11 ; Restore caller's caller to stack.	
		1616	JMP (R1) ; Return to caller.	

070D	1618	.SBTTL TABLE OF RESUMABLE INSTRUCTIONS.		
070D	1619	:	EACH BIT IN THE TABLE IS A 1 IF THE INSTRUCTION IS RESUMABLE,	
070D	1620	:	AND A 0 IF IT IS NOT.	
070D	1621			
070D	1622	RESUMABLE:		
3C3B	070D	1623	.WORD	^B0011110000111011 :REI, LDPCTX, SVPCTX, INSQUE, REMQUE
FFFF	070F	1624	.WORD	^B1111111111111111 :CVTSP, CVTSP
FF00	0711	1625	.WORD	^B1111111100000000 :PACKED DECIMAL INSTRUCTIONS
FEFF	0713	1626	.WORD	^B1111111011111111 :EDITPC
FFFF	0715	1627	.WORD	^B1111111111111111 :EMODF CVTFD INTERLOCKED INSTRUCTIONS
002F	0717	1628	.WORD	^B00000000000101111 :DOUBLE PRECISION FLOATING POINT
0F00	0719	1629	.WORD	^B0000111100000000 :MORE DOUBLE PREC/QUAD. EMUL. EDIV
C14A	071B	1630	.WORD	^B1100000101001010 :PUSHR, POPR
FFFF	071D	1631	.WORD	^B1111111111111111 :ADWC, SBWC, MFPR
FFFF	071F	1632	.WORD	^B1111111111111111 :BBSSI, BBCCI
FFFF	0721	1633	.WORD	^B1111111111111111 :ASHP, CVTLP, CALLG, CALLS, XFC, EXPANSION
F3FF	0723	1634	.WORD	^B1111001111111111
FFFF	0725	1635	.WORD	^B1111111111111111
F4FF	0727	1636	.WORD	^B1111010011111111
FF3F	0729	1637	.WORD	^B1111111100111111
0OFF	072B	1638	.WORD	^B0000000111111111
	072D	1639	.WORD	
	072D	1640	.end	
	072D	1641		

AB MEMERR				EXESGL_CRDCNT		00000024 RG	07
ADPSL_LINK				EXESGL_CSBITA		00000000 RG	07
ADPSL_UBASCB				EXESGL_FLAGS		***** X	08
ADPSW_ADPTYPE				EXESGL_MCHKERRS		***** XX	08
AMPUTATE				EXESGL_MEMERRS		***** XX	08
ATS_UBA				EXESGL_NUMNEXUS		***** XX	08
BADTYPE				EXESGW_REENAB		00000020 RG	07
BAMPUTATE				EXESGW_WATCH		00000022 RG	07
BRESUM				EXESINT54		0000044C RG	08
BUGS_ASYNCWRTER				EXESINT58		00000438 RG	08
BUGS_BADMCKCOD				EXESINT5C		00000328 RG	08
BUGS_MACHINECHK				EXESINT60		0000033C RG	08
BUGS_RDSNONRES				EXESLOGAWE		0000033C RG	08
CACHEPARITY				EXESLOGCRD		0000044C RG	08
CHSS_CONTROL				EXESLOGSBA		00000438 RG	08
CHSS_GOERRS				EXESLOGSBF		00000328 RG	08
CHSV_GOERRS				EXESMCHECK		***** X	08
CHSV_REPLG1				EXESMCHK		00000000 RG	08
CHK_CRD_LOW				EXESMCHK_BUGCHK		***** X	08
CHLOG_DISAB0				EXESMCHK_ERRCNT		00000000 RG	07
CHLOG_DISAB1				EXESMCHK_PRTCT		***** X	08
CH_MISSGO				EXESMCHK_TEST		***** XX	08
CH_MISSG1				EXESV_CRDENABL		***** XX	08
CH_REPAIR				EXIT_MA		00000709 R	08
CH_REPAIR_1				FATAL_MEM		000005F9 R	08
CH_REPLGO				GENERAL_MEMTYP		= 00000003	
CH_REPLG1				GL_BADTIMEOUT		0000002C R	07
CH_THRESHOLD				GL_CH1OLD		00000004 R	07
CLEAR_ERRS_E				GL_CH2OLD		00000008 R	07
CPTIMEOUT				GL_CHSTATE		00000028 R	07
CRDINTMAX				GL_CPTIMEOUT		0000000C R	07
CRDWATCHMAX				GL_CRDCNT		00000024 R	07
CRD_MS780E				GL_CSBITA		00000000 R	07
CSPARITY				GU_REENAB		00000020 R	07
DAMPUTATE				GW_WATCH		00000022 RR	07
ECC\$REENABLE				IBROMCHECK		000000A9 RR	08
EMBSK_MC_SUMCOD				INT54		0000044C RR	08
EMBSK_FW				INT58		00000438 RR	08
EMBSK_BE				INT5C		00000328 RR	08
EMBSK_HE				INT60		0000033C R	08
EMBSK_MC				IOCSDL_APDLIST		***** X	08
EMBSK_SA				IPL8_A5TDEL		= 00000002	
EMBSK_SE				LOCATE_MEM		000004C0 R	08
EMBSW_MC_ENTRY				LOGALL_ROUTINES		00000000 RR	04
ENAB_RA80				LOGAWE		0000033C R	08
ENAB_MS780C				LOGC		00000536 R	08
ENAB_MS780E				LOGCRD		0000044C R	08
ENAB_ROUTINES				LOGE		00000587 R	08
ERLSALLOCUMB		X	08	LOGERR_ROUTINES		00000000 RR	03
ERLSRELEASEMB		X	08	LOGGER		000002CC R	08
EXESAB_MEMERR				LOGIT		000002E7 R	08
EXESGL_BADTIMEOUT				LOGMA		0000065A R	08
EXESGL_CH1OLD				LOGMEM		00000476 R	08
EXESGL_CH2OLD				LOGSBA		00000438 RR	08
EXESGL_CHSTATE				LOGSBF		00000328 RR	08
EXESGL_CONFREGL		X	08	LOGSBI		0000037A R	08
EXESGL_CPTIMEOUT				LOG_ALL_MEM		0000046D R	08

LOG_E			000005FB R 08	NDTS-MEM16I	= 00000011
LOG_ERROR_MEM			00000462 R 08	NDTS-MEM16NI	= 00000010
LOG_MA			00000704 R 08	NDTS-MEM256EIL	= 00000071
LOG_MA780			0000060C R 08	NDTS-MEM256EIU	= 00000073
LOG_MS780C			00000529 R 08	NDTS-MEM256I	= 00000074
LOG_MS780E			00000579 R 08	NDTS-MEM256NIL	= 00000070
LOWER			000005B2 R 08	NDTS-MEM256NIU	= 00000072
MCHK			00000000 R 08	NDTS-MEM4I	= 00000009
MCHKSGL_LOG			00000305 RG 08	NDTS-MEM4NI	= 00000008
MCHKSM_LOG	=	00000001		NDTS-MEM64EIL	= 00000069
MCHKSM_MCK	=	00000002		NDTS-MEM64EIU	= 00000068
MCHKSM_NEXM	=	00000004		NDTS-MEM64I	= 0000006C
MCHK_ERRCNT	=	00000000 R 07		NDTS-MEM64NIL	= 00000068
MCL_CES	=	00000008		NDTS-MEM64NIU	= 0000006A
MCL_COUNT	=	00000000		NDTS-MPM0	= 00000040
MCL_D	=	00000014		NDTS-MPM1	= 00000041
MCL_PARITY	=	00000024		NDTS-MPM2	= 00000042
MCL_PC	=	0000002C		NDTS-MPM3	= 00000043
MCL_PSL	=	00000030		NOLOG_MA	000006FF R 08
MCL_SBIERR	=	00000028		PCBSL_PHD	= 0000006C
MCL_SUMMARY	=	00000004		PFNSAB_STATE	***** X 08
MCL_TBER0	=	00000018		PFNSAB_TYPE	***** X 08
MCL_TBER1	=	0000001C		PFNSAW_REFCNT	***** X 08
MCL_TIMOADDR	=	00000020		PFNSAX_WSLX	***** X 08
MCL_UPC	=	0000000C		PFNSC_BADPAGLST	= 00000002
MCL_VA	=	00000010		PFNSC_PROCESS	= 00000000
MEMTYP		00000000 R 02		PFNSC_SYSTEM	= 00000001
MEMTYPNT	=	00000012		PFNSM-BADPAG	= 00000020
MMGSAL_SYSPCB	*****	X 08		PFNSM-MODIFY	= 00000080
MMGSDELCONPFN	*****	X 08		PFNSS_PAGTYP	= 00000003
MMGSDELWSLEX	*****	X 08		PFNSV_PAGTYP	= 00000000
MMGSGL_MAXPFN	*****	X 08		PRS_IPL	= 00000012
MMGSGL_SBICONF	*****	X 08		PRS_KSP	= 00000000
MMGSGW_BIGPFN	*****	X 08		PRS_TBIA	= 00000039
MMGSIN5PFNT	*****	X 08		PRS_TBIS	= 0000003A
MMGSREFCNTNEG	*****	X 08		PR780\$-SBIER	= 00000034
MMGSSVAPTECHK	*****	X 08		PR780\$-SBIFS	= 00000030
MRCSM_CRDERR	=	00000200		PR780\$-SBIMT	= 00000033
MRCSM_CTL0PTY	=	00040000		PR780\$-SBIS	= 00000031
MRCSM_CTL1PTY	=	00080000		PR780\$-SBISC	= 00000032
MRCSM_ELSRF	=	10000000		PR780\$-SBITA	= 00000035
MRCSM_HERIMF	=	20000000		PR780\$-TODR	= 00000018
MRCSM_IFPTY	=	00000100		PSLSS_CURMOD	= 00000002
MRCSM_INHBCRD	=	40000000		PSLSS_IPL	= 00000005
MRCSM_INVMAPPTY	=	80000000		PSLSV_CURMOD	= 00000018
MRCSM_MSEQPTY	=	00000080		PSLSV_IPL	= 00000010
MRCSM_SUMMARY	=	00100000		PSLSV_PRVMOD	= 00000016
MRCSV_CRDERR	=	00000009		PTESS_PFN	= 00000015
MRCSV_CTL0PTY	=	00000012		PTESV MODIFY	= 0000001A
MRCSV_CTL1PTY	=	00000013		PTESV_PFN	= 00000000
MRCSV_ELSRF	=	0000001C		PTESV_VALID	= 0000001F
MRCSV_HERIMF	=	0000001D		PTESV_WINDOW	= 00000015
MRCSV_IFPTY	=	00000008		RDSNONRES	000002BE R 08
MRCSV_INHBCRD	=	0000001E		READSUBST	000001BF R 08
MRCSV_INVMAPPTY	=	0000001F		REENABLE_INTS	00000405 R 08
MRCSV_MSEQPTY	=	00000007		REENABTIME	= 00000384
MRCSV_SUMMARY	=	00000014		REFLECTCHK	000000D0 R 08

RESUMABLE	0000070D	R	08
RESUME	00000098	R	08
= SBIER\$M_CPTO	00001000		
= SBIER\$M_CRD	00004000		
= SBIER\$M_IBRDS	00000080		
= SBIER\$M_IBTO	00000040		
= SBIER\$M_RDS	00002000		
= SBIFSSV_NEF	00000019		
SCHSGL_CURPCB	*****	X	08
SOMETIMES	0000003C		
SSS_NORMAL	00000001		
TBUFPARITY	00000074	R	08
TRYRESUME	00000080	R	08
UPPER	000005C3	R	08

+-----+
! Psect synopsis !
+-----+

PSECT name	Allocation	PSECT No.	Attributes
-----	-----	-----	-----
. ABS .	00000000	(0.) 00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	00000000	(0.) 01 (1.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
MCHK\$DATA0	00000012	(18.) 02 (2.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG
MCHK\$DATA2	0000000C	(12.) 03 (3.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG
MCHK\$DATA3	0000000C	(12.) 04 (4.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG
MCHK\$DATA4	0000000C	(12.) 05 (5.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG
MCHK\$DATA1	00000012	(18.) 06 (6.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
MCHK\$DATA	00000030	(48.) 07 (7.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC QUAD
MCHK\$CODE	0000072D	(1837.) 08 (8.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG

+-----+
! Performance indicators !
+-----+

Phase	Page faults	CPU Time	Elapsed Time
-----	-----	-----	-----
Initialization	31	00:00:00.05	00:00:02.68
Command processing	107	00:00:00.39	00:00:04.01
Pass 1	416	00:00:09.91	00:00:35.99
Symbol table sort	6	00:00:01.26	00:00:05.80
Pass 2	282	00:00:02.90	00:00:11.71
Symbol table output	30	00:00:00.13	00:00:00.14
Psect synopsis output	2	00:00:00.03	00:00:00.03
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	876	00:00:14.68	00:01:00.36

The working set limit was 1800 pages.

95397 bytes (187 pages) of virtual memory were used to buffer the intermediate code.
 There were 70 pages of symbol table space allocated to hold 1210 non-local and 53 local symbols.
 1641 source lines were read in Pass 1, producing 33 object records in Pass 2.
 42 pages of virtual memory were used to define 36 macros.

+-----+
! Macro library statistics !
+-----+

Macro library name

\$255\$DUA28:[SYS.OBJ]LIB.MLB:1
-\$255\$DUA28:[SYSLIB]STARLET.MLB:2
TOTALS (all libraries)

Macros defined

23
8
31

1265 GETS were required to define 31 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LISS:MCHECK780/OBJ=OBJ\$:MCHECK780 MSRC\$:MCHECK780/UPDATE=(ENH\$:MCHECK780)+EXECMLS/LIB

0397 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY